shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel
History
Petar Avramovic 7b0d56be1d
AMDGPU/GlobalISel: Fix inst-selection of ballot (#109986) 
Both input and output of ballot are lane-masks:
result is lane-mask with 'S32/S64 LLT and SGPR bank'
input is lane-mask with 'S1 LLT and VCC reg bank'.
Ballot copies bits from input lane-mask for
all active lanes and puts 0 for inactive lanes.
GlobalISel did not set 0 in result for inactive lanes
for non-constant input.
2024-10-11 11:40:27 +02:00
..
add_shl.ll
[GlobalISel] Implement commuting shl (add/or x, c1), c2 -> add/or (shl x, c2), c1 << c2
2023-05-08 22:37:43 -07:00
add.v2i16.ll
AMDGPU: Materialize bitwise not of inline immediates (#95960)
2024-06-22 00:40:59 +02:00
add.vni16.ll
[GlobalISelEmitter] handle operand without MVT/class
2023-04-19 07:00:57 +00:00
addo.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
addsubu64.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
amdgpu-irtranslator.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
amdgpu-prelegalizer-combiner-crash.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
andn2.ll
[GISel][AArch64] Combine G_BUILD_VECTOR(G_UNMERGE) with undef elements
2023-08-22 14:25:31 +01:00
artifact-combiner-anyext.mir
…
artifact-combiner-asserts.ll
[AMDGPU] Do not wait for vscnt on function entry and return
2023-07-04 12:22:38 +01:00
artifact-combiner-build-vector.mir
GlobalISel: Fix artifact combine value finder look through copy
2022-11-03 17:43:25 +01:00
artifact-combiner-concat-vectors.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
artifact-combiner-cse-leaves-dead-cast.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
artifact-combiner-extract.mir
…
artifact-combiner-sext.mir
…
artifact-combiner-trunc.mir
[GlobalISel] Handle sequences of trunc(sext/zext/anyext...) in artifact combiner
2023-08-04 13:29:49 +02:00
artifact-combiner-unmerge-values.mir
[GlobalISel] Combine unmerge(unmerge()) if the result is legal. (#109606)
2024-09-25 07:04:09 +01:00
artifact-combiner-zext.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
ashr.ll
[GlobalIsel] Push cast through select. (#100539)
2024-07-25 19:21:28 +02:00
assert-align.ll
Reapply "[CodeGen]Allow targets to use target specific COPY instructions for live range splitting"
2023-07-31 20:15:45 -04:00
atomic_load_local.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
atomic_optimizations_mul_one.ll
[AMDGPU] Extend readlane, writelane and readfirstlane intrinsic lowering for generic types (#89217)
2024-06-25 14:35:19 +05:30
atomic_store_local.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
atomicrmw_fmax.ll
[AMDGPU] Only emit SCOPE_SYS global_wb (#110636)
2024-10-07 07:35:31 +02:00
atomicrmw_fmin.ll
[AMDGPU] Only emit SCOPE_SYS global_wb (#110636)
2024-10-07 07:35:31 +02:00
atomicrmw_udec_wrap.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
atomicrmw_uinc_wrap.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
bitcast_38_i16.ll
[AMDGPU][GlobalIsel] Introduce isRegisterClassType to check for legal types, instead of checking bit width. (#68189)
2024-02-13 08:26:10 +01:00
bool-legalization.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
br-constant-invalid-sgpr-copy.ll
[AMDGPU] Do not wait for vscnt on function entry and return
2023-07-04 12:22:38 +01:00
bswap.ll
[GISel][AArch64] Combine G_BUILD_VECTOR(G_UNMERGE) with undef elements
2023-08-22 14:25:31 +01:00
buffer-atomic-fadd.f32-no-rtn.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
buffer-atomic-fadd.f32-rtn.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
buffer-atomic-fadd.f64.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
buffer-atomic-fadd.v2f16-no-rtn.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
buffer-atomic-fadd.v2f16-rtn.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
buffer-schedule.ll
[AMDGPU] Add buffer intrinsics that take resources as pointers
2023-06-05 16:59:07 +00:00
bug-legalization-artifact-combiner-dead-def.ll
[AMDGPU] Do not wait for vscnt on function entry and return
2023-07-04 12:22:38 +01:00
bug-legalization-artifact-combiner-dead-def.mir
…
call-outgoing-stack-args.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
clamp-fmed3-const-combine.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
clamp-minmax-const-combine.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
combine-add-nullptr.mir
…
combine-add-to-ptradd.mir
…
combine-amdgpu-cvt-f32-ubyte.mir
[GlobalISel] Combine out-of-range shifts to undef.
2023-02-17 15:05:00 -08:00
combine-ashr-narrow.mir
[GlobalISel] Combine out-of-range shifts to undef.
2023-02-17 15:05:00 -08:00
combine-ext-legalizer.mir
…
combine-extract-vector-load.mir
[AArch64][GlobalISel] Legalize Insert vector element (#81453)
2024-04-08 08:44:13 +01:00
combine-fabs-fneg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fcanonicalize.mir
[GlobalISel] Handle more commutable instructions in commute_constant_to_rhs
2024-04-16 02:36:12 -04:00
combine-fdiv-sqrt-to-rsq.mir
[AMDGPU][GlobalISel] Add fdiv / sqrt to rsq combine (#78673)
2024-02-22 09:47:36 +01:00
combine-fma-add-ext-fma.ll
AMDGPU/GlobalISel: Fix isExtractHiElt when selecting fma_mix (#102130)
2024-08-07 12:13:39 +02:00
combine-fma-add-ext-mul.ll
[AMDGPU][GlobalISel] Align selectVOP3PMadMixModsImpl with the SelectionDAG counterpart (#110168)
2024-10-08 09:41:24 -04:00
combine-fma-add-fma-mul.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fma-add-mul-post-legalize.mir
[AArch64][AMDGPU][GlobalISel] Remove vector handling from unmerge_dead_to_trunc (#82224)
2024-02-20 10:54:44 +00:00
combine-fma-add-mul-pre-legalize.mir
[AArch64][AMDGPU][GlobalISel] Remove vector handling from unmerge_dead_to_trunc (#82224)
2024-02-20 10:54:44 +00:00
combine-fma-add-mul.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fma-sub-ext-mul.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fma-sub-ext-neg-mul.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fma-sub-mul.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fma-sub-neg-mul.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fma-unmerge-values.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fold-binop-into-select.mir
[GlobalIsel] Combine selects with constants (#76089)
2024-01-02 17:26:39 +01:00
combine-foldable-fneg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fpneg-one-fneg.mir
[AMDGPU,test] Change llc -march= to -mtriple=
2024-03-07 19:09:18 -08:00
combine-fsh.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-fsub-fneg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-itofp.mir
[GlobalIsel] Combine trunc of binop (#107721)
2024-09-11 15:04:55 +02:00
combine-lshr-narrow.mir
[GlobalISel] Combine out-of-range shifts to undef.
2023-02-17 15:05:00 -08:00
combine-or-redundant.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-redundant-and.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-redundant-neg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-rot.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-rsq.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-rsq.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-sext-inreg.mir
…
combine-shift-imm-chain-illegal-types.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-shift-imm-chain-shlsat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-shift-imm-chain.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-shift-of-shifted-logic-shlsat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-shift-of-shifted-logic.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-shl-from-extend-narrow.postlegal.mir
GlobalISel: Add constant fold combine for zext/sext/anyext
2023-08-24 08:10:01 -04:00
combine-shl-from-extend-narrow.prelegal.mir
GlobalISel: Add constant fold combine for zext/sext/anyext
2023-08-24 08:10:01 -04:00
combine-shl-narrow.mir
[GlobalISel] Combine out-of-range shifts to undef.
2023-02-17 15:05:00 -08:00
combine-short-clamp.ll
[AMDGPU] Select 64-bit imm moves if can be encoded as 32 bit operand (#70395)
2023-10-30 08:12:28 -07:00
combine-trunc-shift.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
combine-urem-pow-2.mir
…
combine-zext-trunc.mir
[GlobalIsel] Combine trunc of binop (#107721)
2024-09-11 15:04:55 +02:00
combiner-crash.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
compute-num-sign-bits-med3.mir
AMDGPU: Implement known bits functions for min3/max3/med3
2023-06-10 10:58:44 -04:00
constant-bus-restriction.ll
…
crash-stack-address-O0.ll
AMDGPU/GlobalISel: Permit mapping G_FRAME_INDEX to sgprs (#101325)
2024-08-01 09:42:04 +04:00
cvt_f32_ubyte.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
dereferenceable-declaration.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
divergence-divergent-i1-phis-no-lane-mask-merging.ll
AMDGPU: Fix implicit vcc def to vcc_lo on wave32 targets (#109514)
2024-09-23 13:20:21 +04:00
divergence-divergent-i1-phis-no-lane-mask-merging.mir
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
divergence-divergent-i1-used-outside-loop.ll
AMDGPU: Fix implicit vcc def to vcc_lo on wave32 targets (#109514)
2024-09-23 13:20:21 +04:00
divergence-divergent-i1-used-outside-loop.mir
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
divergence-structurizer.ll
AMDGPU/GlobalISel: lane masks merging (#73337)
2024-02-29 13:57:59 +01:00
divergence-structurizer.mir
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
divergence-temporal-divergent-i1.ll
AMDGPU\GlobalISel: remove amdgpu-global-isel-risky-select flag (#83426)
2024-02-29 15:38:54 +01:00
divergence-temporal-divergent-i1.mir
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
divergence-temporal-divergent-reg.ll
AMDGPU\GlobalISel: remove amdgpu-global-isel-risky-select flag (#83426)
2024-02-29 15:38:54 +01:00
divergence-temporal-divergent-reg.mir
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
divergent-control-flow.ll
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
dropped_debug_info_assert.ll
[AMDGPU] Rename COV module flag to amdhsa_code_object_version (#79905)
2024-03-06 09:51:48 -05:00
dummy-target.ll
[AMDGPU] Remove function with incompatible features
2023-02-21 10:42:39 +01:00
dynamic-alloca-divergent.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
dynamic-alloca-uniform.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
extractelement-stack-lower.ll
[GISel] Enforce G_PTR_ADD RHS type matching index size for addr space (#84352)
2024-03-09 09:07:22 +00:00
extractelement.i8.ll
[GISel] Combine (Scalarize) vector load followed by an element extract.
2023-12-06 11:23:23 +05:30
extractelement.i16.ll
[GISel] Enforce G_PTR_ADD RHS type matching index size for addr space (#84352)
2024-03-09 09:07:22 +00:00
extractelement.i128.ll
[GISel] Enforce G_PTR_ADD RHS type matching index size for addr space (#84352)
2024-03-09 09:07:22 +00:00
extractelement.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
fdiv.f16.ll
[AMDGPU] Adopt new lowering sequence for fdiv16 (#109295)
2024-10-08 09:49:20 -04:00
fdiv.f32.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
fdiv.f64.ll
[GlobalIsel] Canonicalize G_ICMP (#108755)
2024-09-16 19:25:34 +02:00
flat-atomic-fadd.f32.ll
AMDGPU: Remove global/flat atomic fadd intrinics (#97051)
2024-08-22 23:27:33 +04:00
flat-atomic-fadd.f64.ll
AMDGPU: Remove global/flat atomic fadd intrinics (#97051)
2024-08-22 23:27:33 +04:00
flat-atomic-fadd.v2f16.ll
AMDGPU: Remove global/flat atomic fadd intrinics (#97051)
2024-08-22 23:27:33 +04:00
flat-scratch-init.gfx.ll
AMDGPU/GlobalISel: Permit mapping G_FRAME_INDEX to sgprs (#101325)
2024-08-01 09:42:04 +04:00
flat-scratch-init.ll
[Attributor] Skip AS specialization for volatile memory instructions (#107250)
2024-09-06 11:00:30 -04:00
flat-scratch.ll
[AMDGPU] Enable unaligned scratch accesses (#110219)
2024-10-11 08:50:49 +02:00
floor.f64.ll
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
fma.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
fmamix-constant-bus-violation.ll
[AMDGPU][GlobalISel] Align selectVOP3PMadMixModsImpl with the SelectionDAG counterpart (#110168)
2024-10-08 09:41:24 -04:00
fmamix-constant-bus-violation.mir
[AMDGPU][GlobalISel] Align selectVOP3PMadMixModsImpl with the SelectionDAG counterpart (#110168)
2024-10-08 09:41:24 -04:00
fmax_legacy.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
fmed3-min-max-const-combine.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
fmin_legacy.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
fmul.v2f16.ll
[GISel][AArch64] Combine G_BUILD_VECTOR(G_UNMERGE) with undef elements
2023-08-22 14:25:31 +01:00
fp64-atomics-gfx90a.ll
AMDGPU: Remove flat/global fmin/fmax intrinsics (#105642)
2024-10-09 09:27:28 +04:00
fp-atomics-gfx940.ll
AMDGPU: Remove global/flat atomic fadd intrinics (#97051)
2024-08-22 23:27:33 +04:00
fpow.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
frem.ll
[AMDGPU] Adopt new lowering sequence for fdiv16 (#109295)
2024-10-08 09:49:20 -04:00
fshl.ll
[GlobalIsel] Combine trunc of binop (#107721)
2024-09-11 15:04:55 +02:00
fshr.ll
[GlobalIsel] Combine trunc of binop (#107721)
2024-09-11 15:04:55 +02:00
function-returns.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
function-returns.v2i65.ll
[GlobalISel] Allow more illegal vector types in params/returns. (#95514)
2024-06-18 13:20:49 +01:00
global-atomic-fadd.f32-no-rtn.ll
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
global-atomic-fadd.f32-rtn.ll
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
global-atomic-fadd.f64.ll
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
global-atomic-fadd.v2f16-no-rtn.ll
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
global-atomic-fadd.v2f16-rtn.ll
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
global-value.illegal.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
global-value.ll
[AMDGPU] Tweak handling of GlobalAddress operands in SI_PC_ADD_REL_OFFSET (#70960)
2023-11-01 19:48:30 +00:00
hip.extern.shared.array.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
i1-copy.ll
…
image-waterfall-loop-O0.ll
[AMDGPU] Include WWM register spill into BB Prolog (#111496)
2024-10-08 15:13:12 +05:30
implicit-kernarg-backend-usage-global-isel.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
inline-asm-mismatched-size.ll
[AMDGPU] Check vector sizes for physical register constraints in inline asm (#109955)
2024-10-01 10:29:35 +02:00
inline-asm.ll
…
insertelement-stack-lower.ll
AMDGPU/GlobalISel: Permit mapping G_FRAME_INDEX to sgprs (#101325)
2024-08-01 09:42:04 +04:00
insertelement.i8.ll
[AMDGPU] Revert "Preliminary patch for divergence driven instruction selection. Operands Folding 1." (#71710)
2023-11-13 13:53:10 +00:00
insertelement.i16.ll
[AMDGPU] Enable GCNRewritePartialRegUses pass by default. (#72975)
2023-12-14 14:10:27 +01:00
insertelement.large.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
insertelement.ll
[AMDGPU] Enable GCNRewritePartialRegUses pass by default. (#72975)
2023-12-14 14:10:27 +01:00
inst-select-abs.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-add.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-add.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.class.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.class.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.cos.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.cos.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.cvt.pk.i16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.cvt.pk.u16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.cvt.pknorm.i16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.cvt.pknorm.u16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.cvt.pkrtz.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.ds.swizzle.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.exp.compr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.exp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.fcmp.constants.w32.mir
[AMDGPU][True16][MC] 16bit vsrc and vdst support in MC (#104510)
2024-09-11 10:48:11 -04:00
inst-select-amdgcn.fcmp.constants.w64.mir
[AMDGPU][True16][MC] 16bit vsrc and vdst support in MC (#104510)
2024-09-11 10:48:11 -04:00
inst-select-amdgcn.fmad.ftz.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.fmed3.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.fmed3.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.fract.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.fract.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.groupstaticsize.mir
…
inst-select-amdgcn.mbcnt.lo.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.mul.u24.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.mulhi.i24.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.mulhi.u24.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.rcp.legacy.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.rcp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.rcp.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.readfirstlane.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.reloc.constant.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.rsq.clamp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.rsq.legacy.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.rsq.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.rsq.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.s.barrier.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.s.sendmsg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.sffbh.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.sin.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgcn.sin.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgpu-atomic-cmpxchg-flat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgpu-atomic-cmpxchg-global.mir
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
inst-select-amdgpu-ffbh-u32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgpu-ffbl-b32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-amdgpu-wave-address.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-and.mir
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
inst-select-anyext.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-ashr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-ashr.s16.mir
[AMDGPU][True16][MC] Support VOP3 only instructions with true16 and fake16 (#109891)
2024-10-01 09:25:36 -04:00
inst-select-ashr.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-atomic-cmpxchg-local.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-atomic-cmpxchg-region.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-atomicrmw-add-flat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-atomicrmw-add-global.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-atomicrmw-fadd-local.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-atomicrmw-fadd-region.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-atomicrmw-xchg-local.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-atomicrmw-xchg-region.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-bitcast.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-bitreverse.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-br.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-brcond.mir
[MIRPrinter] Don't print line break when there is no instructions (NFC) (#80147)
2024-02-01 22:10:52 +08:00
inst-select-bswap.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-build-vector-trunc.v2s16.mir
[GlobalISel] Also set dead flags of implicit defs added by BuildMI
2023-08-11 08:38:37 +02:00
inst-select-build-vector.mir
…
inst-select-concat-vectors.mir
[AMDGPU] Add support for new LLVM vector types
2022-11-29 17:02:04 +01:00
inst-select-constant.mir
AMDGPU/GlobalISel: Select all constants in tablegen (#100788)
2024-07-30 18:31:18 +04:00
inst-select-copy.mir
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
inst-select-ctlz-zero-undef.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-ctpop.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-cttz-zero-undef.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-extract-vector-elt.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-extract.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fabs.mir
[GlobalISel][TableGen] Take first result for multi-output instructions (#81130)
2024-03-02 20:10:02 +01:00
inst-select-fadd.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fadd.s32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fadd.s64.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fcanonicalize.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fceil.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fceil.s16.mir
[AMDGPU][True16][CodeGen] Support AND/OR/XOR and LDEXP True16 format (#102620)
2024-08-13 12:23:39 -04:00
inst-select-fcmp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fcmp.s16.mir
[AMDGPU][True16][MC] added VOPC realtrue/faketrue flag and fake16 instructions (#104739)
2024-08-21 17:47:36 +03:00
inst-select-fconstant.mir
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
inst-select-fexp2.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-ffloor.s16.mir
[AMDGPU][True16][CodeGen] Support AND/OR/XOR and LDEXP True16 format (#102620)
2024-08-13 12:23:39 -04:00
inst-select-ffloor.s32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-ffloor.s64.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fma.s32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fmad.s32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fmaxnum-ieee.mir
…
inst-select-fmaxnum-ieee.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fmaxnum-ieee.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fmaxnum.mir
…
inst-select-fmaxnum.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fmaxnum.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fminnum-ieee.mir
…
inst-select-fminnum-ieee.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fminnum-ieee.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fminnum.mir
…
inst-select-fminnum.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fminnum.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fmul.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fmul.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-fneg.mir
[GlobalISel][TableGen] Take first result for multi-output instructions (#81130)
2024-03-02 20:10:02 +01:00
inst-select-fptosi.mir
[AMDGPU][True16][MC] 16bit vsrc and vdst support in MC (#104510)
2024-09-11 10:48:11 -04:00
inst-select-fptoui.mir
[AMDGPU][True16][MC] 16bit vsrc and vdst support in MC (#104510)
2024-09-11 10:48:11 -04:00
inst-select-fract.f64.mir
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
inst-select-frame-index.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-freeze.mir
[test] Change llc -march= to -mtriple=
2023-09-11 14:42:37 -07:00
inst-select-fshr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-i1-copy.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-icmp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-icmp.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-icmp.s64.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-implicit-def.mir
…
inst-select-insert-vector-elt.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-insert.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-intrinsic-trunc.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-intrinsic-trunc.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-inttoptr.mir
…
inst-select-load-atomic-flat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-load-atomic-global.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-load-atomic-local.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-load-constant.mir
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
inst-select-load-flat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-load-global-saddr.mir
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
inst-select-load-global.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-load-global.s96.mir
[AMDGPU] Regenerate checks in inst-select-load-global.s96.mir
2024-05-30 14:02:15 +01:00
inst-select-load-local-128.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-load-local.mir
Revert "Reapply "[AMDGPU][GlobalISel] Fix load/store of pointer vectors, buffer.*.pN (#110714)" v2 (#111708)"
2024-10-10 13:37:44 +02:00
inst-select-load-private.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-load-smrd.mir
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
inst-select-lshr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-lshr.s16.mir
[AMDGPU][True16][MC] Support VOP3 only instructions with true16 and fake16 (#109891)
2024-10-01 09:25:36 -04:00
inst-select-lshr.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-mad_64_32.mir
[AMDGPU] Disable V_MAD_U64_U32/V_MAD_I64_I32 workaround for GFX11.5 (#79460)
2024-01-25 16:28:49 +00:00
inst-select-merge-values.mir
…
inst-select-mul.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-or.mir
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
inst-select-pattern-add3.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-pattern-and-or.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-pattern-or3.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-pattern-smed3.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-pattern-smed3.s16.mir
[AMDGPU][True16][MC] Support VOP3 only instructions with true16 and fake16 (#109891)
2024-10-01 09:25:36 -04:00
inst-select-pattern-umed3.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-pattern-umed3.s16.mir
[AMDGPU][True16][MC] Support VOP3 only instructions with true16 and fake16 (#109891)
2024-10-01 09:25:36 -04:00
inst-select-pattern-xor3.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-phi.mir
AMDGPU\GlobalISel: remove amdgpu-global-isel-risky-select flag (#83426)
2024-02-29 15:38:54 +01:00
inst-select-pseudo-scalar-transcendental.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-ptr-add.mir
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
inst-select-ptrmask.mir
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
inst-select-ptrtoint.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-returnaddress.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-sbfx.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-scalar-float-sop1.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-scalar-float-sop2.mir
[MIRPrinter] Don't print line break when there is no instructions (NFC) (#80147)
2024-02-01 22:10:52 +08:00
inst-select-scalar-float-sopc.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-scalar-packed.xfail.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-select.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-sext-inreg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-sext.mir
[GlobalISel][TableGen] Take first result for multi-output instructions (#81130)
2024-03-02 20:10:02 +01:00
inst-select-sextload-local.mir
AMDGPU/GlobalISel: Insert m0 initialization before sextload/zextload (#111720)
2024-10-10 14:01:49 +04:00
inst-select-shl.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-shl.s16.mir
[AMDGPU][True16][MC] Support VOP3 only instructions with true16 and fake16 (#109891)
2024-10-01 09:25:36 -04:00
inst-select-shl.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-sitofp.mir
[AMDGPU][True16][MC] 16bit vsrc and vdst support in MC (#104510)
2024-09-11 10:48:11 -04:00
inst-select-smax.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-smin.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-smulh.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-stacksave-stackrestore.invalid.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-stacksave-stackrestore.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-store-atomic-flat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-store-atomic-local.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-store-flat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-store-global.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-store-global.s96.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-store-local.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-store-private.mir
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
inst-select-sub.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-trunc.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-trunc.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-uadde.gfx10.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-uadde.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-uaddo.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-ubfx.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-uitofp.mir
[AMDGPU][True16][MC] 16bit vsrc and vdst support in MC (#104510)
2024-09-11 10:48:11 -04:00
inst-select-umax.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-umin.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-umulh.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-unmerge-values.mir
[AMDGPU] Fix failing test after #109958 (#109964)
2024-09-25 15:02:23 +02:00
inst-select-usube.gfx10.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-usube.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-usubo.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
inst-select-xor.mir
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
inst-select-zext.mir
[GlobalISel][TableGen] Take first result for multi-output instructions (#81130)
2024-03-02 20:10:02 +01:00
inst-select-zextload-local.mir
AMDGPU/GlobalISel: Insert m0 initialization before sextload/zextload (#111720)
2024-10-10 14:01:49 +04:00
irtranslate-bf16.ll
[GlobalISel] Fix buildCopyFromRegs for split vectors (#77448)
2024-01-16 10:04:20 +01:00
irtranslator-amdgcn-cs-chain.ll
[AMDGPU] ISel for @llvm.amdgcn.cs.chain intrinsic (#68186)
2023-11-06 12:30:07 +01:00
irtranslator-amdgcn-sendmsg.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
irtranslator-amdgpu_kernel-system-sgprs.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
irtranslator-amdgpu_kernel.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
irtranslator-amdgpu_ps.ll
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
irtranslator-amdgpu_vs.ll
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
irtranslator-assert-align.ll
[AMDGPU] Rename COV module flag to amdhsa_code_object_version (#79905)
2024-03-06 09:51:48 -05:00
irtranslator-atomicrmw.ll
AMDGPU: Legalize atomicrmw fadd for v2f16/v2bf16 for local memory (#95393)
2024-06-15 09:55:04 +02:00
irtranslator-call-abi-attribute-hints.ll
[AMDGPU] Rename COV module flag to amdhsa_code_object_version (#79905)
2024-03-06 09:51:48 -05:00
irtranslator-call-implicit-args.ll
[AMDGPU] Rename COV module flag to amdhsa_code_object_version (#79905)
2024-03-06 09:51:48 -05:00
irtranslator-call-non-fixed.ll
Revert "Update amdgpu_gfx functions to use s0-s3 for inreg SGPR arguments on targets using scratch instructions for stack #78226" (#86273)
2024-03-26 11:01:08 +01:00
irtranslator-call-return-values.ll
[GlobalIsel] Import GEP flags (#93850)
2024-06-14 20:56:43 +02:00
irtranslator-call-sret.ll
[GlobalIsel] Import GEP flags (#93850)
2024-06-14 20:56:43 +02:00
irtranslator-call.ll
[GlobalIsel] Import GEP flags (#93850)
2024-06-14 20:56:43 +02:00
irtranslator-constant-fold-vector-op.ll
[AMDGPU] Rename COV module flag to amdhsa_code_object_version (#79905)
2024-03-06 09:51:48 -05:00
irtranslator-constantexpr.ll
[IR] Remove FP cast constant expressions (#71408)
2023-11-07 09:34:16 +01:00
irtranslator-constrained-fp.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
irtranslator-fast-math-flags.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
irtranslator-fence.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
irtranslator-fixed-function-abi-vgpr-args.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
irtranslator-function-args.ll
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
irtranslator-function-args.v2i65.ll
[GlobalISel] Allow more illegal vector types in params/returns. (#95514)
2024-06-18 13:20:49 +01:00
irtranslator-getelementptr.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
irtranslator-indirect-call.ll
[AMDGPU] Rename COV module flag to amdhsa_code_object_version (#79905)
2024-03-06 09:51:48 -05:00
irtranslator-inline-asm.ll
[AMDGPU] Rename COV module flag to amdhsa_code_object_version (#79905)
2024-03-06 09:51:48 -05:00
irtranslator-invariant.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
irtranslator-memory-intrinsics.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
irtranslator-metadata.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
irtranslator-non-integral-address-spaces-vectors.ll
[AArch64][GlobalISel] Legalize Insert vector element (#81453)
2024-04-08 08:44:13 +01:00
irtranslator-non-integral-address-spaces.ll
[AMDGPU] Add IR-level pass to rewrite away address space 7 (#77952)
2024-03-06 09:49:58 -06:00
irtranslator-prefetch.ll
[GlobalISel] Add G_PREFETCH (#74863)
2023-12-11 11:06:50 +00:00
irtranslator-ptrmask.ll
[IR] Require that ptrmask mask matches pointer index size (#69343)
2023-10-24 09:54:29 +02:00
irtranslator-readnone-intrinsic-callsite.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
irtranslator-sat.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
irtranslator-sibling-call.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
irtranslator-struct-return-intrinsics.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
irtranslator-tail-call.ll
[AMDGPU] Rename COV module flag to amdhsa_code_object_version (#79905)
2024-03-06 09:51:48 -05:00
irtranslator-zext-vec-index.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
is-safe-to-sink-bug.ll
AMDGPU: fix isSafeToSink expecting exactly one predecessor (#89224)
2024-05-10 13:02:05 +02:00
lds-global-value.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
lds-misaligned-bug.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
lds-relocs.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
lds-zero-initializer.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
legalize-abs.mir
[AMDGPU][GlobalISel] Update legalizer for G_ABS, G_SMIN, G_SMAX, G_UMIN, G_UMAX
2023-08-02 12:18:18 +02:00
legalize-add.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-addrspacecast.mir
[AMDGPU][GlobalISel] Save a copy in one case of addrspacecast (#104789)
2024-08-19 18:22:29 +01:00
legalize-amdgcn.if-invalid.mir
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
legalize-amdgcn.if.xfail.mir
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
legalize-amdgcn.rsq.clamp.mir
…
legalize-amdgcn.wavefrontsize.mir
…
legalize-amdgcn.workitem.id.mir
…
legalize-and.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-anyext.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-ashr.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-atomic-cmpxchg-with-success.mir
[GlobalISel] Fold G_ICMP if possible (#86357)
2024-03-29 15:59:50 -04:00
legalize-atomic-cmpxchg.mir
…
legalize-atomicrmw-add.mir
…
legalize-atomicrmw-and.mir
…
legalize-atomicrmw-fadd-global.mir
…
legalize-atomicrmw-fadd-local.mir
…
legalize-atomicrmw-max.mir
…
legalize-atomicrmw-min.mir
…
legalize-atomicrmw-nand.mir
…
legalize-atomicrmw-or.mir
…
legalize-atomicrmw-sub.mir
…
legalize-atomicrmw-umax.mir
…
legalize-atomicrmw-umin.mir
…
legalize-atomicrmw-xchg-flat.mir
…
legalize-atomicrmw-xchg.mir
…
legalize-atomicrmw-xor.mir
…
legalize-bitcast.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-bitreverse.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-block-addr.mir
[CodeGen] Convert some tests to opaque pointers (NFC)
2023-01-05 13:21:20 +01:00
legalize-brcond.mir
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
legalize-bswap.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-build-vector-splat.mir
[GlobalISel] Add G_BUILD_VECTOR[_TRUNC] to CSE
2023-01-05 10:15:31 +01:00
legalize-build-vector-trunc.mir
[AMDGPU][GISel] Add missing V2S16 BUILD_VECTOR_TRUNC legalization
2022-10-06 06:48:53 +00:00
legalize-build-vector.mir
[AMDGPU][GlobalIsel] Introduce isRegisterClassType to check for legal types, instead of checking bit width. (#68189)
2024-02-13 08:26:10 +01:00
legalize-build-vector.s16.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
legalize-concat-vectors.mir
GlobalISel: Artifact combine merge-like and unmerge into copy
2022-10-24 13:33:05 +02:00
legalize-constant.mir
…
legalize-ctlz-zero-undef.mir
[LegalizeDAG] Optimize CodeGen for ISD::CTLZ_ZERO_UNDEF (#83039)
2024-07-08 14:01:32 +01:00
legalize-ctlz.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-ctpop.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-cttz-zero-undef.mir
[GlobalISel] Handle sequences of trunc(sext/zext/anyext...) in artifact combiner
2023-08-04 13:29:49 +02:00
legalize-cttz.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-extract-vector-elt.mir
[AArch64][GlobalISel] Legalize Insert vector element (#81453)
2024-04-08 08:44:13 +01:00
legalize-extract.mir
GlobalISel: Artifact combine merge-like and unmerge into unmerge
2022-10-24 13:33:05 +02:00
legalize-extractelement-crash.mir
[AArch64][GlobalISel] Legalize Insert vector element (#81453)
2024-04-08 08:44:13 +01:00
legalize-fabs.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-fadd.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-fcanonicalize.mir
GlobalISel: Artifact combine merge-like and unmerge into unmerge
2022-10-24 13:33:05 +02:00
legalize-fceil.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
legalize-fcmp-s32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-fcmp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-fconstant.mir
…
legalize-fcopysign.mir
DAG/GlobalISel: Set disjoint for or in copysign lowering (#97057)
2024-06-28 23:03:39 +02:00
legalize-fcos.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
legalize-fdiv.mir
[AMDGPU] Adopt new lowering sequence for fdiv16 (#109295)
2024-10-08 09:49:20 -04:00
legalize-fexp2.mir
AMDGPU: Correctly lower llvm.exp2.f32
2023-07-05 17:23:48 -04:00
legalize-fexp.mir
[AMDGPU] Generic lowering for rint and nearbyint (#69596)
2023-11-14 18:49:21 +01:00
legalize-ffloor.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
legalize-flog2.mir
AMDGPU: Use correct lowering for llvm.log2.f32
2023-06-23 08:37:37 -04:00
legalize-flog10.mir
AMDGPU: Correctly lower llvm.log.f32 and llvm.log10.f32
2023-07-05 15:30:35 -04:00
legalize-flog.mir
AMDGPU: Correctly lower llvm.log.f32 and llvm.log10.f32
2023-07-05 15:30:35 -04:00
legalize-fma.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-fmad.s16.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
legalize-fmad.s32.mir
…
legalize-fmad.s64.mir
…
legalize-fmaxnum.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-fminnum.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-fmul.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-fneg.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-fpext.mir
…
legalize-fpow.mir
AMDGPU: Correctly lower llvm.exp2.f32
2023-07-05 17:23:48 -04:00
legalize-fpowi.mir
AMDGPU: Correctly lower llvm.exp2.f32
2023-07-05 17:23:48 -04:00
legalize-fptosi.mir
…
legalize-fptoui.mir
…
legalize-fptrunc.mir
…
legalize-freeze.mir
Reland "[AMDGPU][GlobalIsel] Use isRegisterClassType for G_FREEZE and G_IMPLICIT_DEF (#101331)" (#109958)
2024-09-25 13:02:29 +02:00
legalize-fshl.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-fshr.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-fsin.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
legalize-fsqrt.mir
AMDGPU: Correctly lower llvm.sqrt.f32
2023-09-12 23:22:54 +03:00
legalize-fsub.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-icmp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-implicit-def-s1025.mir
GlobalISel: Artifact combine merge-like and unmerge into unmerge
2022-10-24 13:33:05 +02:00
legalize-implicit-def.mir
Reland "[AMDGPU][GlobalIsel] Use isRegisterClassType for G_FREEZE and G_IMPLICIT_DEF (#101331)" (#109958)
2024-09-25 13:02:29 +02:00
legalize-insert-vector-elt.mir
Reland "[AMDGPU][GlobalIsel] Use isRegisterClassType for G_FREEZE and G_IMPLICIT_DEF (#101331)" (#109958)
2024-09-25 13:02:29 +02:00
legalize-insert.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-intrinsic-amdgcn-fdiv-fast.mir
AMDGPU: Use hex floats instead of ugly bitcasting
2023-07-17 19:54:04 -04:00
legalize-intrinsic-round.mir
DAG/GlobalISel: Set disjoint for or in copysign lowering (#97057)
2024-06-28 23:03:39 +02:00
legalize-intrinsic-trunc.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
legalize-inttoptr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-jump-table.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-llvm.amdgcn.image.atomic.dim.a16.ll
[AMDGPU] CodeGen for GFX12 VIMAGE and VSAMPLE instructions (#75488)
2023-12-15 12:40:23 +01:00
legalize-llvm.amdgcn.image.dim.a16.ll
[AMDGPU] CodeGen for GFX12 VIMAGE and VSAMPLE instructions (#75488)
2023-12-15 12:40:23 +01:00
legalize-llvm.amdgcn.image.load.2d.d16.ll
[GISel][AArch64] Combine G_BUILD_VECTOR(G_UNMERGE) with undef elements
2023-08-22 14:25:31 +01:00
legalize-llvm.amdgcn.image.load.2d.ll
[GISel][AArch64] Combine G_BUILD_VECTOR(G_UNMERGE) with undef elements
2023-08-22 14:25:31 +01:00
legalize-llvm.amdgcn.image.load.2darraymsaa.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
legalize-llvm.amdgcn.image.load.3d.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
legalize-llvm.amdgcn.image.sample.a16.ll
[AMDGPU] CodeGen for GFX12 VIMAGE and VSAMPLE instructions (#75488)
2023-12-15 12:40:23 +01:00
legalize-llvm.amdgcn.image.sample.d.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
legalize-llvm.amdgcn.image.sample.g16.a16.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
legalize-llvm.amdgcn.image.sample.g16.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
legalize-llvm.amdgcn.image.store.2d.d16.ll
[AMDGPU] CodeGen for GFX12 VIMAGE and VSAMPLE instructions (#75488)
2023-12-15 12:40:23 +01:00
legalize-llvm.amdgcn.s.buffer.load.mir
[AMDGPU][GISel] Use datalayout alignment for buffer-load legalization (#95578)
2024-06-15 18:19:52 +05:30
legalize-load-constant-32bit.mir
AMDGPU/GlobalISel: Use ptrtoint to legalize constant 32-bit addrspacecast
2022-12-18 13:15:58 -05:00
legalize-load-constant.mir
Revert "Reapply "[AMDGPU][GlobalISel] Fix load/store of pointer vectors, buffer.*.pN (#110714)" v2 (#111708)"
2024-10-10 13:37:44 +02:00
legalize-load-flat.mir
[AMDGPU] Enable unaligned scratch accesses (#110219)
2024-10-11 08:50:49 +02:00
legalize-load-global.mir
Revert "Reapply "[AMDGPU][GlobalISel] Fix load/store of pointer vectors, buffer.*.pN (#110714)" v2 (#111708)"
2024-10-10 13:37:44 +02:00
legalize-load-local.mir
Revert "Reapply "[AMDGPU][GlobalISel] Fix load/store of pointer vectors, buffer.*.pN (#110714)" v2 (#111708)"
2024-10-10 13:37:44 +02:00
legalize-load-memory-metadata.mir
[CodeGen] Convert some tests to opaque pointers (NFC)
2023-01-05 13:21:20 +01:00
legalize-load-private.mir
[AMDGPU] Enable unaligned scratch accesses (#110219)
2024-10-11 08:50:49 +02:00
legalize-lshr.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-memcpy.mir
…
legalize-memcpyinline.mir
…
legalize-memmove.mir
…
legalize-memset.mir
…
legalize-merge-values-build-vector.mir
…
legalize-merge-values.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-mul.mir
[AMDGPU] Add CodeGen support for GFX12 s_mul_u64 (#75825)
2024-01-08 19:13:38 +00:00
legalize-or.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-phi.mir
Reland "[AMDGPU][GlobalIsel] Use isRegisterClassType for G_FREEZE and G_IMPLICIT_DEF (#101331)" (#109958)
2024-09-25 13:02:29 +02:00
legalize-ptr-add.mir
[GISel] Enforce G_PTR_ADD RHS type matching index size for addr space (#84352)
2024-03-09 09:07:22 +00:00
legalize-ptrmask.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-ptrtoint.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-rotl-rotr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-sadde.mir
GlobalISel: Enable CSE for G_SEXT_INREG
2023-01-15 11:38:30 -05:00
legalize-saddo.mir
[GISel] LegalizationArtifactCombiner: Elide redundant G_SEXT_INREG (#93687)
2024-05-30 12:40:42 +03:00
legalize-saddsat.mir
[GlobalISel] Fold G_ICMP if possible (#86357)
2024-03-29 15:59:50 -04:00
legalize-sbfx.mir
[AMDGPU] Remove unused check lines from GlobalISel MIR tests
2023-04-19 15:03:32 +01:00
legalize-sdiv.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
legalize-select.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-sext-inreg.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-sext.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-sextload-constant-32bit.mir
AMDGPU/GlobalISel: Use ptrtoint to legalize constant 32-bit addrspacecast
2022-12-18 13:15:58 -05:00
legalize-sextload-flat.mir
…
legalize-sextload-global.mir
…
legalize-sextload-local.mir
…
legalize-sextload-private.mir
…
legalize-shl.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-shuffle-vector.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-shuffle-vector.s16.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-sitofp.mir
IR: Add llvm.ldexp and llvm.experimental.constrained.ldexp intrinsics
2023-06-06 17:07:18 -04:00
legalize-smax.mir
[AMDGPU][GlobalISel] Update legalizer for G_ABS, G_SMIN, G_SMAX, G_UMIN, G_UMAX
2023-08-02 12:18:18 +02:00
legalize-smin.mir
[AMDGPU][GlobalISel] Update legalizer for G_ABS, G_SMIN, G_SMAX, G_UMIN, G_UMAX
2023-08-02 12:18:18 +02:00
legalize-smulh.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-smulo.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-srem.mir
[AMDGPU][GISel] Legalize V2S16 G_BUILD_VECTOR
2022-09-30 14:04:53 +00:00
legalize-sshlsat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-ssube.mir
GlobalISel: Enable CSE for G_SEXT_INREG
2023-01-15 11:38:30 -05:00
legalize-ssubo.mir
[GISel] LegalizationArtifactCombiner: Elide redundant G_SEXT_INREG (#93687)
2024-05-30 12:40:42 +03:00
legalize-ssubsat.mir
[GlobalISel] Fold G_ICMP if possible (#86357)
2024-03-29 15:59:50 -04:00
legalize-store-global.mir
Revert "Reapply "[AMDGPU][GlobalISel] Fix load/store of pointer vectors, buffer.*.pN (#110714)" v2 (#111708)"
2024-10-10 13:37:44 +02:00
legalize-store.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-strict_fsub.mir
GlobalISel: Legalize strict_fsub
2022-11-18 15:21:41 -08:00
legalize-sub.mir
[AMDGPU][GISel] Re-enable some working tests
2022-10-21 06:39:40 +00:00
legalize-trap-gfx11.mir
[AMDGPU] Fix broken MIR generated by gfx11 simulated trap lowering (#91652)
2024-05-22 10:55:19 -04:00
legalize-trap.mir
[GlobalISel] Introduce G_TRAP, G_DEBUGTRAP, G_UBSANTRAP (#84941)
2024-03-23 13:12:44 +01:00
legalize-trunc.mir
[GlobalISel] Combine unmerge(unmerge()) if the result is legal. (#109606)
2024-09-25 07:04:09 +01:00
legalize-uadde.mir
[GlobalIsel][AMDGPU] Changing legalize rule for G_{UADDO|UADDE|USUBO|USUBE|SADDE|SSUBE}
2022-11-14 23:42:23 +05:30
legalize-uaddo.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-uaddsat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-ubfx.mir
…
legalize-udiv.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-uitofp.mir
IR: Add llvm.ldexp and llvm.experimental.constrained.ldexp intrinsics
2023-06-06 17:07:18 -04:00
legalize-umax.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-umin.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-umulh.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-umulo.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-unmerge-values.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-urem.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-ushlsat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-usube.mir
[GlobalIsel][AMDGPU] Changing legalize rule for G_{UADDO|UADDE|USUBO|USUBE|SADDE|SSUBE}
2022-11-14 23:42:23 +05:30
legalize-usubo.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-usubsat.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
legalize-vector-args-gfx7.mir
…
legalize-vector-args-gfx8-plus.mir
[GISel][AArch64] Combine G_BUILD_VECTOR(G_UNMERGE) with undef elements
2023-08-22 14:25:31 +01:00
legalize-xor.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-zext.mir
Reland: [GlobalISel] LegalizationArtifactCombiner: Elide redundant G_AND
2023-11-02 00:18:19 +01:00
legalize-zextload-constant-32bit.mir
AMDGPU/GlobalISel: Use ptrtoint to legalize constant 32-bit addrspacecast
2022-12-18 13:15:58 -05:00
legalize-zextload-flat.mir
…
legalize-zextload-global.mir
…
legalize-zextload-local.mir
…
legalize-zextload-private.mir
…
llvm.abs.ll
[AMDGPU] Adding multiple use analysis to SIPeepholeSDWA (#94800)
2024-06-14 19:14:19 +02:00
llvm.amdgcn.ballot.i32.ll
AMDGPU/GlobalISel: Fix inst-selection of ballot (#109986)
2024-10-11 11:40:27 +02:00
llvm.amdgcn.ballot.i64.ll
AMDGPU/GlobalISel: Fix inst-selection of ballot (#109986)
2024-10-11 11:40:27 +02:00
llvm.amdgcn.dispatch.ptr.ll
[AMDGPU] Rename COV module flag to amdhsa_code_object_version (#79905)
2024-03-06 09:51:48 -05:00
llvm.amdgcn.div.fmas.ll
[AMDGPU] Promote uniform ops to I32 in DAGISel (#106383)
2024-09-19 09:00:21 +02:00
llvm.amdgcn.div.scale.ll
[AMDGPU] Codegen support for constrained multi-dword sloads (#96163)
2024-07-23 13:59:15 +05:30
llvm.amdgcn.end.cf.i32.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
llvm.amdgcn.end.cf.i64.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.fdot2.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.fmul.legacy.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.global.atomic.csub.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.if.break.i32.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
llvm.amdgcn.if.break.i64.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.image.atomic.dim.a16.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.atomic.dim.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.atomic.dim.mir
[AMDGPU] CodeGen for GFX12 VIMAGE and VSAMPLE instructions (#75488)
2023-12-15 12:40:23 +01:00
llvm.amdgcn.image.gather4.a16.dim.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.gather4.dim.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.gather4.o.dim.ll
[AMDGPU] Don't assert that image intrinsics are supported
2023-04-16 19:54:55 +01:00
llvm.amdgcn.image.getresinfo.a16.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.getresinfo.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.load.1d.d16.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.load.1d.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.load.2d.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.load.2darraymsaa.a16.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.load.2darraymsaa.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.load.3d.a16.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.load.3d.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.sample.cd.g16.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.image.sample.g16.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
llvm.amdgcn.image.store.2d.d16.ll
[AMDGPU] CodeGen for GFX12 VIMAGE and VSAMPLE instructions (#75488)
2023-12-15 12:40:23 +01:00
llvm.amdgcn.image.store.2d.ll
[AMDGPU] CodeGen for GFX12 VIMAGE and VSAMPLE instructions (#75488)
2023-12-15 12:40:23 +01:00
llvm.amdgcn.implicit.ptr.buffer.ll
[AMDGPU] Add buffer intrinsics that take resources as pointers
2023-06-05 16:59:07 +00:00
llvm.amdgcn.interp.inreg.ll
[AMDGPU] Expose RTZ version of f16 interpolation for gfx11+ (#86614)
2024-04-01 09:48:37 +08:00
llvm.amdgcn.interp.p1.f16.ll
…
llvm.amdgcn.intersect_ray.ll
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
llvm.amdgcn.kernarg.segment.ptr.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.make.buffer.rsrc.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.mfma.gfx90a.ll
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
llvm.amdgcn.mov.dpp.ll
[AMDGPU] Codegen support for constrained multi-dword sloads (#96163)
2024-07-23 13:59:15 +05:30
llvm.amdgcn.queue.ptr.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.raw.buffer.atomic.add.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.buffer.atomic.cmpswap.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
llvm.amdgcn.raw.buffer.atomic.fadd-with-ret.ll
[test] Change llc -march= to -mtriple=
2023-09-11 14:42:37 -07:00
llvm.amdgcn.raw.buffer.atomic.fadd.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.buffer.load.format.f16.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.buffer.load.format.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.buffer.load.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.buffer.load.tfe.ll
[AMDGPU] Legalize and select raw/struct_buffer_load with tfe (#93310)
2024-05-27 14:09:17 +02:00
llvm.amdgcn.raw.buffer.store.format.f16.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.buffer.store.format.f32.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.buffer.store.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.ptr.buffer.atomic.add.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.buffer.atomic.cmpswap.ll
[AMDGPU] CodeGen for 64-bit buffer atomic cmpswap intrinsics (#70475)
2023-10-30 16:44:22 +00:00
llvm.amdgcn.raw.ptr.buffer.atomic.fadd-with-ret.ll
[test] Change llc -march= to -mtriple=
2023-09-11 14:42:37 -07:00
llvm.amdgcn.raw.ptr.buffer.atomic.fadd.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.buffer.load.format.f16.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.buffer.load.format.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.buffer.load.ll
[AMDGPU] Allow buffer intrinsics to be marked volatile at the IR level (#77847)
2024-01-12 11:20:01 -06:00
llvm.amdgcn.raw.ptr.buffer.store.format.f16.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.buffer.store.format.f32.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.buffer.store.ll
[AMDGPU] Allow buffer intrinsics to be marked volatile at the IR level (#77847)
2024-01-12 11:20:01 -06:00
llvm.amdgcn.raw.ptr.tbuffer.load.f16.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.tbuffer.load.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.tbuffer.store.f16.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.tbuffer.store.i8.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.ptr.tbuffer.store.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.raw.tbuffer.load.f16.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.tbuffer.load.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.tbuffer.store.f16.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.tbuffer.store.i8.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.raw.tbuffer.store.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.rsq.clamp.ll
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
llvm.amdgcn.s.buffer.load.ll
[AMDGPU][GISel] Use datalayout alignment for buffer-load legalization (#95578)
2024-06-15 18:19:52 +05:30
llvm.amdgcn.s.setreg.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.s.sleep.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.sbfe.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.sdot2.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.sdot4.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.sdot8.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.set.inactive.ll
[AMDGPU] Simplify and improve codegen for llvm.amdgcn.set.inactive (#107889)
2024-09-11 17:16:06 +01:00
llvm.amdgcn.softwqm.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.struct.buffer.atomic.add.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.struct.buffer.atomic.cmpswap.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
llvm.amdgcn.struct.buffer.atomic.fadd-with-ret.ll
[test] Change llc -march= to -mtriple=
2023-09-11 14:42:37 -07:00
llvm.amdgcn.struct.buffer.atomic.fadd.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.buffer.load.format.f16.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.struct.buffer.load.format.ll
[AMDGPU] Extend zero initialization of return values for TFE (#85759)
2024-03-25 09:01:46 +00:00
llvm.amdgcn.struct.buffer.load.ll
[AMDGPU] Fix broken sign-extended subword buffer load combine (#77470)
2024-01-10 10:50:13 +00:00
llvm.amdgcn.struct.buffer.load.tfe.ll
[AMDGPU] Legalize and select raw/struct_buffer_load with tfe (#93310)
2024-05-27 14:09:17 +02:00
llvm.amdgcn.struct.buffer.store.format.f16.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.struct.buffer.store.format.f32.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.struct.buffer.store.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.struct.ptr.buffer.atomic.add.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.ptr.buffer.atomic.cmpswap.ll
[AMDGPU] CodeGen for 64-bit buffer atomic cmpswap intrinsics (#70475)
2023-10-30 16:44:22 +00:00
llvm.amdgcn.struct.ptr.buffer.atomic.fadd-with-ret.ll
[test] Change llc -march= to -mtriple=
2023-09-11 14:42:37 -07:00
llvm.amdgcn.struct.ptr.buffer.atomic.fadd.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.ptr.buffer.load.format.f16.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.ptr.buffer.load.format.ll
[AMDGPU] Extend zero initialization of return values for TFE (#85759)
2024-03-25 09:01:46 +00:00
llvm.amdgcn.struct.ptr.buffer.load.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.ptr.buffer.store.format.f16.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.ptr.buffer.store.format.f32.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.ptr.buffer.store.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.ptr.tbuffer.load.f16.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.ptr.tbuffer.load.ll
[GlobalISel] Add dead flags to implicit defs in ISel
2023-08-09 14:20:51 +02:00
llvm.amdgcn.struct.tbuffer.load.f16.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.struct.tbuffer.load.ll
[AMDGPU] CodeGen for GFX12 VBUFFER instructions (#75492)
2023-12-15 13:45:03 +01:00
llvm.amdgcn.sudot4.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.sudot8.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.trig.preop.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.ubfe.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.udot2.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.udot4.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.udot8.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.update.dpp.ll
[AMDGPU] Codegen support for constrained multi-dword sloads (#96163)
2024-07-23 13:59:15 +05:30
llvm.amdgcn.wmma_32.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
llvm.amdgcn.wmma_64.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
llvm.amdgcn.workgroup.id.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.workitem.id.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
llvm.amdgcn.wqm.demote.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
llvm.amdgcn.wqm.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.amdgcn.writelane.ll
…
llvm.amdgcn.wwm.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.memcpy.inline.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
llvm.memcpy.ll
CodeGen: Expand memory intrinsics in PreISelIntrinsicLowering
2023-06-09 21:04:37 -04:00
llvm.memmove.ll
[LowerMemIntrinsics] Lower llvm.memmove to wide memory accesses (#100122)
2024-07-26 08:43:30 +02:00
llvm.memset.ll
AMDGPU/GlobalISel: Partially move constant selection to patterns (#100786)
2024-07-30 18:18:16 +04:00
llvm.powi.ll
[GlobalISel][AArch64][AMDGPU] Expand FPOWI into series of multiplication (#95217)
2024-06-28 09:57:50 +02:00
load-constant32bit.ll
AMDGPU: Bulk update all GlobalISel tests to use opaque pointers
2022-11-28 11:51:36 -05:00
load-constant.96.ll
[AMDGPU] CodeGen for GFX12 S_WAIT_* instructions (#77438)
2024-01-18 10:47:45 +00:00
load-legalize-range-metadata.ll
GlobalISel: Drop vector range metadata on bitcast lowering (#97279)
2024-07-01 15:26:09 +02:00
load-local.96.ll
AMDGPU/GlobalISel: Insert m0 initialization before sextload/zextload (#111720)
2024-10-10 14:01:49 +04:00
load-local.128.ll
AMDGPU/GlobalISel: Insert m0 initialization before sextload/zextload (#111720)
2024-10-10 14:01:49 +04:00
load-unaligned.ll
AMDGPU/GlobalISel: Insert m0 initialization before sextload/zextload (#111720)
2024-10-10 14:01:49 +04:00
localizer-wrong-insert-point.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
localizer.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
lshr.ll
[GlobalIsel] Push cast through select. (#100539)
2024-07-25 19:21:28 +02:00
madmix-constant-bus-violation.ll
[AMDGPU][GlobalISel] Align selectVOP3PMadMixModsImpl with the SelectionDAG counterpart (#110168)
2024-10-08 09:41:24 -04:00
madmix-constant-bus-violation.mir
[AMDGPU][GlobalISel] Align selectVOP3PMadMixModsImpl with the SelectionDAG counterpart (#110168)
2024-10-08 09:41:24 -04:00
memory-legalizer-atomic-fence.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
merge-buffer-stores.ll
[SeperateConstOffsetFromGEP] Handle or disjoint flags (#76997)
2024-01-26 09:56:06 -06:00
minmaxabs.ll
…
mmra.ll
[IR] Memory Model Relaxation Annotations (#78569)
2024-04-24 08:52:25 +02:00
mubuf-global.ll
[AMDGPU] Only emit SCOPE_SYS global_wb (#110636)
2024-10-07 07:35:31 +02:00
mul-known-bits.i64.ll
[AMDGPU] Codegen support for constrained multi-dword sloads (#96163)
2024-07-23 13:59:15 +05:30
mul-known-bits.i64.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
mul.ll
[AMDGPU] Codegen support for constrained multi-dword sloads (#96163)
2024-07-23 13:59:15 +05:30
mul.v2i16.ll
[AMDGPU] Do not wait for vscnt on function entry and return
2023-07-04 12:22:38 +01:00
no-cse-nonlocal-convergent-instrs.mir
[CodeGen][NewPM] Port MachineCSE pass to new pass manager. (#106605)
2024-09-04 18:54:07 +05:30
no-legalize-atomic.mir
…
non-entry-alloca.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
orn2.ll
[GISel][AArch64] Combine G_BUILD_VECTOR(G_UNMERGE) with undef elements
2023-08-22 14:25:31 +01:00
postlegalizer-combiner-buildvector-identities.mir
[AMDGPU][GISel] Add Identity BUILD_VECTOR Combines
2022-09-30 14:07:13 +00:00
postlegalizer-combiner-divrem.mir
…
postlegalizer-combiner-fcanonicalize.mir
GlobalISel: Fold some idempotent operations
2022-11-16 07:44:46 -08:00
postlegalizer-combiner-freeze.mir
GlobalISel: Fold some idempotent operations
2022-11-16 07:44:46 -08:00
postlegalizer-combiner-reassoc.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
postlegalizer-combiner-sextload-from-sextinreg.mir
…
postlegalizer-combiner-trunc-bitcast-buildvector.mir
[GlobalISel] New combine to commute constant operands to the RHS
2023-01-05 11:12:40 +00:00
postlegalizer-combiner-unmerge-undef.mir
[MIRPrinter] Don't print line break when there is no instructions (NFC) (#80147)
2024-02-01 22:10:52 +08:00
postlegalizer-combiner-zextload-from-and.mir
…
postlegalizercombiner-and.mir
[AMDGPU][GlobalISel] Disable fixed-point iteration in all Combiners (#105517)
2024-08-22 17:14:53 +01:00
postlegalizercombiner-ashr.mir
GlobalISel: Add constant fold combine for zext/sext/anyext
2023-08-24 08:10:01 -04:00
postlegalizercombiner-load-and-mask.mir
…
postlegalizercombiner-lshr.mir
GlobalISel: Add constant fold combine for zext/sext/anyext
2023-08-24 08:10:01 -04:00
postlegalizercombiner-mul.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
postlegalizercombiner-sbfx.mir
…
postlegalizercombiner-select.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
postlegalizercombiner-shl.mir
GlobalISel: Add constant fold combine for zext/sext/anyext
2023-08-24 08:10:01 -04:00
postlegalizercombiner-ubfx.mir
…
prelegalizer-combiner-divrem.mir
[AMDGPU] Convert tests to opaque pointers (NFC)
2024-02-05 12:42:23 +01:00
prelegalizer-combiner-fptrunc_fpext.mir
GlobalISel: Fold out G_FPTRUNC(G_FPEXT)
2023-05-10 08:01:27 +01:00
prelegalizer-combiner-redundant-bitcast.mir
[GISel] Add redundant bitcast folding combine
2022-10-11 15:03:08 +00:00
prelegalizer-combiner-sext_inreg-to-and.mir
GlobalISel: Try to fold G_SEXT_INREG to G_AND with mask
2022-11-18 16:51:34 -08:00
regbankcombiner-clamp-fmed3-const.mir
[AMDGPU] Update IEEE and DX10_CLAMP for GFX12 (#75030)
2023-12-13 13:52:40 +01:00
regbankcombiner-clamp-minmax-const.mir
…
regbankcombiner-fmed3-minmax-const.mir
…
regbankcombiner-smed3.mir
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
regbankcombiner-umed3.mir
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
regbankselect-abs.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-add.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-add.s32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-add.v2s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn-exp-compr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn-exp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn-s-buffer-load.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ballot.i64.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.class.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.cvt.pkrtz.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.div.fmas.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.div.scale.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ds.append.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ds.bpermute.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ds.consume.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ds.gws.init.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ds.gws.sema.v.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ds.ordered.add.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ds.ordered.swap.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ds.permute.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ds.swizzle.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.else.32.mir
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
regbankselect-amdgcn.else.64.mir
[AMDGPU] don't mark control-flow intrinsics as convergent (#90026)
2024-05-06 14:07:11 +05:30
regbankselect-amdgcn.fcmp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.fmul.legacy.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.groupstaticsize.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.icmp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.image.load.1d.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
regbankselect-amdgcn.image.sample.1d.ll
AMDGPU: Regenerate baseline mir tests
2024-02-27 10:44:53 +05:30
regbankselect-amdgcn.interp.mov.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.interp.p1.f16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.interp.p1.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.interp.p2.f16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.interp.p2.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.kernarg.segment.ptr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.kill.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.lds.direct.load.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.lds.param.load.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.live.mask.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.mfma.gfx90a.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.mfma.gfx940.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.mfma.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.ps.live.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.raw.buffer.load.ll
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
regbankselect-amdgcn.raw.ptr.buffer.load.ll
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
regbankselect-amdgcn.readfirstlane.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.readlane.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.s.buffer.load.ll
[AMDGPU][GISel] Use datalayout alignment for buffer-load legalization (#95578)
2024-06-15 18:19:52 +05:30
regbankselect-amdgcn.s.buffer.load.mir
AMDGPU/GlobalISel: Add stub custom regbankselect pass
2023-01-30 16:18:20 -04:00
regbankselect-amdgcn.s.get.waveid.in.workgroup.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.s.getpc.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.s.getreg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.s.memrealtime.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.s.memtime.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.s.sendmsg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.s.sendmsghalt.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.struct.buffer.load.ll
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
regbankselect-amdgcn.struct.buffer.store.ll
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
regbankselect-amdgcn.struct.ptr.buffer.load.ll
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
regbankselect-amdgcn.struct.ptr.buffer.store.ll
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
regbankselect-amdgcn.update.dpp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.wqm.demote.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.wqm.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.wqm.vote.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.writelane.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgcn.wwm.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgpu-ffbh-u32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgpu-ffbl-b32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-amdgpu-wave-address.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-and-s1.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-and.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-anyext.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-ashr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-assert-align.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-assert-zext.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomic-cmpxchg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-add.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-and.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-fadd.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-max.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-min.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-or.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-sub.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-umax.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-umin.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-xchg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-atomicrmw-xor.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-bitcast.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-bitreverse.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-block-addr.mir
AMDGPU/GlobalISel: Add stub custom regbankselect pass
2023-01-30 16:18:20 -04:00
regbankselect-brcond.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-bswap.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-build-vector.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-concat-vector.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-constant.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-copy.mir
[AMDGPU] Set register bank for i1 register copies (#96155)
2024-08-07 10:34:09 -07:00
regbankselect-ctlz-zero-undef.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-ctpop.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-cttz-zero-undef.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-default.mir
AMDGPU/GlobalISel: Add stub custom regbankselect pass
2023-01-30 16:18:20 -04:00
regbankselect-dyn-stackalloc.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-extract-vector-elt.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-extract.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fabs.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fadd.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fcanonicalize.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fceil.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fcmp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fexp2.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-flog2.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fma.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fmul.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fneg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fpext.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fptosi.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fptoui.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fptrunc.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-frame-index.mir
AMDGPU/GlobalISel: Permit mapping G_FRAME_INDEX to sgprs (#101325)
2024-08-01 09:42:04 +04:00
regbankselect-freeze.mir
[test] Change llc -march= to -mtriple=
2023-09-11 14:42:37 -07:00
regbankselect-fshr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fsqrt.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-fsub.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-icmp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-icmp.s16.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-illegal-copy.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-implicit-def.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-insert-vector-elt.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-insert.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-intrinsic-trunc.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-inttoptr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-load.mir
[AMDGPU] CodeGen for GFX12 8/16-bit SMEM loads (#77633)
2024-01-17 10:28:03 +00:00
regbankselect-lshr.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-mad_64_32.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-merge-values.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-mul.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-or.mir
AMDGPU: Preserve flags in regbankselect when splitting or
2024-10-02 12:08:21 +04:00
regbankselect-phi-s1.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-phi.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-pseudo-scalar-transcendental.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-ptr-add.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-ptrmask.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-ptrtoint.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-reg-sequence.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-sadde.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-salu-float.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-sbfx.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-select.mir
AMDGPU/GlobalISel: Preserve flags when splitting select
2024-10-02 12:08:17 +04:00
regbankselect-sext-inreg.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-sext.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-sextload.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-shl.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-sitofp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-smax.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-smin.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-smulh.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-split-scalar-load-metadata.mir
[AMDGPU] CodeGen for SMEM instructions (#75579)
2023-12-15 12:10:33 +01:00
regbankselect-ssube.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-sub.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-trunc.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-uadde.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-uaddo.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-ubfx.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-uitofp.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-umax.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-umin.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-umulh.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-uniform-load-noclobber.mir
AMDGPU/GlobalISel: Add stub custom regbankselect pass
2023-01-30 16:18:20 -04:00
regbankselect-unmerge-values.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-usube.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-usubo.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-waterfall-agpr.mir
[GlobalISel] convergent intrinsics
2023-07-31 12:15:39 +05:30
regbankselect-widen-scalar-loads.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-xor.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-zext.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect-zextload.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
regbankselect.mir
Reland "[AMDGPU][GlobalIsel] Use isRegisterClassType for G_FREEZE and G_IMPLICIT_DEF (#101331)" (#109958)
2024-09-25 13:02:29 +02:00
saddsat.ll
[AMDGPU] Adding multiple use analysis to SIPeepholeSDWA (#94800)
2024-06-14 19:14:19 +02:00
sbfx.ll
[AMDGPU] Do not wait for vscnt on function entry and return
2023-07-04 12:22:38 +01:00
sdiv.i32.ll
[GlobalISel] Handle div-by-pow2 (#83155)
2024-03-29 12:41:47 -04:00
sdiv.i64.ll
[GlobalIsel] Combine trunc of binop (#107721)
2024-09-11 15:04:55 +02:00
sdivrem.ll
[AMDGPU] Codegen support for constrained multi-dword sloads (#96163)
2024-07-23 13:59:15 +05:30
select-to-fmin-fmax.ll
[AMDGPU] Revert "Preliminary patch for divergence driven instruction selection. Operands Folding 1." (#71710)
2023-11-13 13:53:10 +00:00
sext_inreg.ll
[AMDGPU] Revert "Preliminary patch for divergence driven instruction selection. Operands Folding 1." (#71710)
2023-11-13 13:53:10 +00:00
shader-epilogs.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
shl-ext-reduce.ll
[GlobalIsel] Combine trunc of binop (#107721)
2024-09-11 15:04:55 +02:00
shl.ll
[GlobalIsel] Push cast through select. (#100539)
2024-07-25 19:21:28 +02:00
shlN_add.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
smed3.ll
[GlobalISel] Handle more commutable instructions in commute_constant_to_rhs
2024-04-16 02:36:12 -04:00
smrd.ll
[AMDGPU] Codegen support for constrained multi-dword sloads (#96163)
2024-07-23 13:59:15 +05:30
srem.i32.ll
[AMDGPU] Revert "Preliminary patch for divergence driven instruction selection. Operands Folding 1." (#71710)
2023-11-13 13:53:10 +00:00
srem.i64.ll
[GlobalIsel] Combine trunc of binop (#107721)
2024-09-11 15:04:55 +02:00
ssubsat.ll
[AMDGPU] Adding multiple use analysis to SIPeepholeSDWA (#94800)
2024-06-14 19:14:19 +02:00
store-local.96.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
store-local.128.ll
Reapply "AMDGPU: Move attributor into optimization pipeline (#83131)" and follow up commit "clang/AMDGPU: Defeat attribute optimization in attribute test" (#98851)
2024-07-15 11:51:44 +04:00
strict_fma.f16.ll
[FPEnv][AMDGPU] Correct strictfp tests.
2023-07-25 13:24:46 -04:00
strict_fma.f32.ll
[FPEnv][AMDGPU] Correct strictfp tests.
2023-07-25 13:24:46 -04:00
strict_fma.f64.ll
[FPEnv][AMDGPU] Correct strictfp tests.
2023-07-25 13:24:46 -04:00
sub.v2i16.ll
AMDGPU: Materialize bitwise not of inline immediates (#95960)
2024-06-22 00:40:59 +02:00
subo.ll
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
trunc.ll
…
twoaddr-extract-dyn-v7f64.mir
[llc] Provide opt like verifier options (#106665)
2024-09-04 17:37:34 +08:00
uaddsat.ll
[GISel][CombinerHelper] Combine op(trunc(x), trunc(y)) -> trunc(op(x, y)) (#89023)
2024-06-03 10:42:10 +05:30
ubfx.ll
[AMDGPU] Do not wait for vscnt on function entry and return
2023-07-04 12:22:38 +01:00
udiv.i32.ll
[AMDGPU] Use correct number of bits needed for div/rem shrinking (#80622)
2024-02-06 21:32:28 +05:30
udiv.i64.ll
[GlobalIsel] Combine trunc of binop (#107721)
2024-09-11 15:04:55 +02:00
udivrem.ll
[AMDGPU] Codegen support for constrained multi-dword sloads (#96163)
2024-07-23 13:59:15 +05:30
umed3.ll
[GlobalISel] Handle more commutable instructions in commute_constant_to_rhs
2024-04-16 02:36:12 -04:00
unsupported-load.ll
[AMDGPU] Add buffer intrinsics that take resources as pointers
2023-06-05 16:59:07 +00:00
unsupported-ptr-add.ll
[AMDGPU] Add buffer intrinsics that take resources as pointers
2023-06-05 16:59:07 +00:00
urem.i32.ll
[AMDGPU] Use correct number of bits needed for div/rem shrinking (#80622)
2024-02-06 21:32:28 +05:30
urem.i64.ll
[GlobalIsel] Combine trunc of binop (#107721)
2024-09-11 15:04:55 +02:00
usubsat.ll
[GISel][CombinerHelper] Combine op(trunc(x), trunc(y)) -> trunc(op(x, y)) (#89023)
2024-06-03 10:42:10 +05:30
v_bfe_i32.ll
[AMDGPU] Do not wait for vscnt on function entry and return
2023-07-04 12:22:38 +01:00
vni8-across-blocks.ll
[AMDGPU][MC] Disallow null as saddr in flat instructions (#101730)
2024-09-24 11:08:41 +04:00
widen-i8-i16-scalar-loads.ll
[AMDGPU] Codegen support for constrained multi-dword sloads (#96163)
2024-07-23 13:59:15 +05:30
wmma-gfx12-w32-f16-f32-matrix-modifiers.ll
[AMDGPU,test] Change llc -march= to -mtriple=
2024-03-07 19:09:18 -08:00
wmma-gfx12-w32-imm.ll
[AMDGPU,test] Change llc -march= to -mtriple=
2024-03-07 19:09:18 -08:00
wmma-gfx12-w32-iu-modifiers.ll
[AMDGPU,test] Change llc -march= to -mtriple=
2024-03-07 19:09:18 -08:00
wmma-gfx12-w32-swmmac-index_key.ll
[AMDGPU,test] Change llc -march= to -mtriple=
2024-03-07 19:09:18 -08:00
wmma-gfx12-w32.ll
[AMDGPU,test] Change llc -march= to -mtriple=
2024-03-07 19:09:18 -08:00
wmma-gfx12-w64-f16-f32-matrix-modifiers.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
wmma-gfx12-w64-imm.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
wmma-gfx12-w64-iu-modifiers.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
wmma-gfx12-w64-swmmac-index_key.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
wmma-gfx12-w64.ll
[AMDGPU] Remove -wavefrontsizeX from GlobalISel tests (NFC) (#100812)
2024-07-28 11:26:29 +04:00
xnor.ll
[GISel][CombinerHelper] Combine op(trunc(x), trunc(y)) -> trunc(op(x, y)) (#89023)
2024-06-03 10:42:10 +05:30
zextload.ll
[AMDGPU] Do not wait for vscnt on function entry and return
2023-07-04 12:22:38 +01:00