Sanjoy Das 7ba830d61c Fix machine instruction in test case
The AMD64rm instruction used in the test case was incorrect.  Since
the first input register to AND64rm is tied to output register, they
must be the same.

Thanks for Jesper Antonsson for pointing this out!

llvm-svn: 305756
2017-06-19 22:35:48 +00:00
..
2017-02-11 19:27:15 +00:00
2017-03-14 14:03:16 +00:00
2017-05-09 16:32:11 +00:00
2017-01-12 19:54:27 +00:00
2017-01-10 06:01:16 +00:00
2017-03-28 23:46:14 +00:00
2017-01-31 17:00:27 +00:00
2017-04-21 09:21:01 +00:00
2017-02-09 17:54:51 +00:00
2017-02-09 17:54:51 +00:00
2017-03-17 22:47:21 +00:00
2017-01-24 16:58:22 +00:00
2017-03-16 15:10:42 +00:00
2017-02-11 19:27:15 +00:00
2017-05-15 13:14:04 +00:00
2017-04-02 14:21:14 +00:00
2017-04-02 13:50:44 +00:00
2017-05-17 13:39:16 +00:00
2017-05-17 21:48:00 +00:00
2017-01-22 20:28:56 +00:00
2017-06-02 14:02:49 +00:00
2017-03-14 09:09:26 +00:00
2017-04-22 20:13:58 +00:00
2017-04-22 20:13:58 +00:00
2017-04-22 20:13:58 +00:00
2017-03-21 15:12:53 +00:00
2017-03-12 13:20:10 +00:00
2017-06-02 07:45:22 +00:00