Craig Topper 46eef76876 [DAGCombiner] Fix bug in MatchBSwapHWordLow.
This function tries to match (a >> 8) | (a << 8) as (bswap a) >> 16.

If the SRL isn't masked and the high bits aren't demanded, we still
need to ensure that bits 23:16 are zero. After the right shift they
will be in bits 15:8 which is where the important bits from the SHL
end up. It's only a bswap if the OR on bits 15:8 only takes the bits
from the SHL.

Fixes PR55484.

Reviewed By: RKSimon

Differential Revision: https://reviews.llvm.org/D125641
2022-05-18 09:23:18 -07:00
..
2021-07-07 10:21:07 +01:00
2021-07-01 21:08:13 +01:00
2020-06-18 17:26:24 +01:00
2020-12-08 11:54:39 +00:00
2020-04-09 10:36:00 +01:00
2021-03-17 15:29:02 +00:00
2021-11-21 18:33:29 +00:00
2020-12-08 11:54:39 +00:00
2020-07-16 11:25:53 +01:00
2020-10-07 11:47:03 +01:00
2020-12-08 11:54:39 +00:00