Logo
Explore Help
Sign In
shylie/llvm-project
1
0
Fork 0
You've already forked llvm-project
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/MC/Disassembler/PowerPC
History
Justin Hibbits 4fa4fa6a73 Complete the SPE instruction set patterns
This is the lead-up to having SPE codegen.  Add the rest of the
instructions, along with MC tests.

Differential Revision:  https://reviews.llvm.org/D44829

llvm-svn: 337346
2018-07-18 04:24:57 +00:00
..
dcbt.txt
…
lit.local.cfg
…
ppc32-extpid-e500.txt
PowerPC: support external pid instructions in MC layer.
2017-12-10 08:43:19 +00:00
ppc64-encoding-4xx.txt
…
ppc64-encoding-6xx.txt
…
ppc64-encoding-bookII.txt
[PowerPC] Fix incorrectly encoded wait instruction
2018-06-25 19:28:27 +00:00
ppc64-encoding-bookIII.txt
…
ppc64-encoding-e500.txt
Complete the SPE instruction set patterns
2018-07-18 04:24:57 +00:00
ppc64-encoding-ext.txt
…
ppc64-encoding-fp.txt
[Power9] Add new instructions for floating point status and control registers.
2017-08-28 18:46:01 +00:00
ppc64-encoding-p8vector.txt
…
ppc64-encoding-p9vector.txt
[PPC] Change the register constraint of the first source operand of instruction mtvsrdd to g8rc_nox0
2017-05-11 22:17:35 +00:00
ppc64-encoding-vmx.txt
…
ppc64-encoding.txt
[Power9] Add missing Power9 instructions.
2017-09-19 15:22:36 +00:00
ppc64-operands.txt
…
ppc64le-encoding.txt
[Power9] Added support for the modsw, moduw, modsd, modud hardware instructions.
2017-06-12 17:58:42 +00:00
qpx.txt
…
vsx.txt
[PowerPC] Code cleanup. Remove instructions that were withdrawn from Power 9.
2018-02-23 15:55:16 +00:00
Powered by Gitea Version: 1.23.1 Page: 1029ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API