Nikita Popov dadb77b626 [AArch64] Regenerate test checks (NFC)

2023-05-16 10:29:36 +02:00

..

AArch64

[AArch64] Regenerate test checks (NFC)

2023-05-16 10:29:36 +02:00

AMDGPU

[AMDGPU] Add implicit uses to AGPR copy MIR tests

2023-05-16 09:10:49 +01:00

ARC

…

ARM

FastRegAlloc: Fix implicit operands not rewritten

2023-05-16 09:49:20 +02:00

AVR

[AVR] Fix an issue of writing 16-bit ports

2023-04-17 15:35:33 +08:00

BPF

[BPF] Make sure ALU32 feature is set in MCSubtargetInfo for mcpu=v3

2023-04-17 20:08:45 +03:00

CSKY

…

DirectX

[test] Update DirectX/min_vec_size.ll after shufflevector mask vector poison change

2023-05-04 22:30:36 -07:00

Generic

LangRef: Add "dynamic" option to "denormal-fp-math"

2023-04-29 08:44:59 -04:00

Hexagon

[Hexagon] Add patterns for bspap/bitreverse for scalar vectors

2023-05-10 14:51:57 -07:00

Inputs

…

Lanai

…

LoongArch

[CodeGen] Fix nomerge attribute not working in tail calls.

2023-05-10 14:25:11 -04:00

M68k

[M68k] Update divide-by-constant.ll after D150333.

2023-05-13 23:01:32 -07:00

Mips

…

MIR

[YamlMF] Serialize EntryValueObjects

2023-05-11 10:20:05 -04:00

MLRegalloc

[mlgo] Fix reference files / values post - D140975

2023-05-11 11:00:32 -07:00

MSP430

…

NVPTX

[NVPTX] Add NVPTXCtorDtorLoweringPass to handle global ctors / dtors

2023-05-04 07:13:00 -05:00

PowerPC

[XCOFF][DWARF] XCOFF64 should be able to select the dwarf format in intergrated-as mode.

2023-05-16 03:02:00 -04:00

RISCV

[RISCV] Use mask agnostic policy for masked RISCVISD::VFMADD_VL patterns.

2023-05-15 23:16:38 -07:00

SPARC

[SPARC] Lower BR_CC to BPr on 64-bit target whenever possible

2023-04-26 18:56:00 -04:00

SPIRV

…

SystemZ

[MachineSink] Don't reject sinking because of dead def in isProfitableToSinkTo().

2023-05-16 10:00:44 +02:00

Thumb

[ShrinkWrap] Use underlying object to rule out stack access.

2023-05-03 09:28:07 +01:00

Thumb2

Revert "[CodeGen][ShrinkWrap] Split restore point"

2023-05-08 16:27:59 -07:00

VE

[DAGCombiner][AArch64][VE] Teach BuildUDIV/SDIV to use 2x mul when mulh/mul_lohi are not available.

2023-05-12 09:06:17 -07:00

WebAssembly

[WebAssembly] Mark @llvm.wasm.shuffle lane indices as immediates

2023-05-05 08:12:41 -07:00

WinCFGuard

…

WinEH

…

X86

[MachineSink] Don't reject sinking because of dead def in isProfitableToSinkTo().

2023-05-16 10:00:44 +02:00

XCore

…