Matt Arsenault cb2f161957

AArch64: Remove incorrect REQUIRES arm-registered-target from test (#111983)

2024-10-12 13:26:17 +04:00

..

AArch64

AArch64: Remove incorrect REQUIRES arm-registered-target from test (#111983)

2024-10-12 13:26:17 +04:00

AMDGPU

Revert "[AMDGPU] Avoid resource propagation for recursion through multiple functions" (#112013)

2024-10-11 17:10:28 +01:00

ARC

…

ARM

[DAGISel] Keep flags when converting FP load/store to integer (#111679)

2024-10-10 09:17:50 +01:00

AVR

[AVR] Fix parsing & emitting relative jumps (#106722)

2024-08-30 15:25:54 +02:00

BPF

[BPF] Use mul for certain div/mod operations (#110712)

2024-10-01 14:20:54 -07:00

CSKY

…

DirectX

[HLSL] Implement the degrees intrinsic (#111209)

2024-10-10 16:34:26 -07:00

Generic

[test] Fix llc-start-stop.ll when the default target enables the loop terminator folding pass

2024-10-07 16:06:44 +01:00

Hexagon

[MIR] Allow overriding isSSA, noPhis, noVRegs in MIR input (#108546)

2024-09-24 14:21:45 +02:00

Inputs

…

Lanai

…

LoongArch

[LoongArch][test] Add float-point atomic load/store tests. NFC

2024-09-25 15:39:22 +08:00

M68k

[M68k] Introduce more MOVI cases (#98377)

2024-09-03 19:04:23 -04:00

Mips

[Mips] Regenerate test checks (NFC)

2024-10-01 14:49:14 +02:00

MIR

[LLVM] Add HasFakeUses to MachineFunction (#110097)

2024-10-04 13:13:30 +01:00

MLRegAlloc

[mlgo] Fix test post - #106744

2024-09-05 07:37:09 -07:00

MSP430

…

NVPTX

Revert "[NVPTX] Prefer prmt.b32 over bfi.b32 (#110766)"

2024-10-11 08:42:33 -04:00

PowerPC

[DAGISel] Keep flags when converting FP load/store to integer (#111679)

2024-10-10 09:17:50 +01:00

RISCV

[RISCV] Make (sext_inreg X, i1) legal for XTHeadBb to cover the existing isel pattern.

2024-10-11 16:16:07 -07:00

SPARC

DAG: Preserve disjoint flag when emitting final instructions (#110795)

2024-10-02 19:37:04 +04:00

SPIRV

[HLSL] Implement the degrees intrinsic (#111209)

2024-10-10 16:34:26 -07:00

SystemZ

[SystemZ] Remove inlining threshold multiplier. (#106058)

2024-10-07 10:59:45 +02:00

Thumb

[CodeGen][NewPM] Port MachineCSE pass to new pass manager. (#106605)

2024-09-04 18:54:07 +05:30

Thumb2

SelectionDAG/expandFMINNUM_FMAXNUM: skips vector if SETCC/VSELECT is not legal (#109570)

2024-10-10 08:39:25 +08:00

VE

Add usub_cond and usub_sat operations to atomicrmw (#105568)

2024-09-06 16:19:20 +01:00

WebAssembly

[WebAssembly] Don't fold non-nuw add/sub in FastISel (#111278)

2024-10-09 14:31:16 -07:00

WinCFGuard

…

WinEH

[Windows SEH] Fix crash on empty seh block (#107031)

2024-09-04 22:10:36 +04:00

X86

[X86] Add test coverage for #110317

2024-10-11 17:22:56 +01:00

XCore

…

Xtensa

[Xtensa] Implement volatile load/store. (#110292)

2024-10-03 08:35:27 +03:00