shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen/NVPTX
History
Andrew Savonichev 5193f2a558 Revert "[NVPTX] Disable parens for identifiers starting with '$'" 
This reverts commit 78d70a1c976934587e6d4c5698c348b8f09d9d96.

Failed on Mips32:
https://lab.llvm.org/buildbot#builders/109/builds/36628

   # CHECK: # fixup A - offset: 0, value: ($tmp0), kind: fixup_Mips_26
   <stdin>:580:2: note: possible intended match here
   # fixup A - offset: 0, value: $tmp0, kind: fixup_Mips_26
2022-04-14 21:25:31 +03:00
..
access-non-generic.ll
…
add-128bit.ll
…
addrspacecast-gvar.ll
…
addrspacecast.ll
…
aggr-param.ll
…
aggregate-return.ll
…
alias.ll
…
annotations.ll
…
arg-lowering.ll
…
arithmetic-fp-sm20.ll
…
arithmetic-int.ll
…
async-copy.ll
[Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX cp.async instructions
2021-05-17 09:46:59 -07:00
atomic-lower-local.ll
Transforms: Fix code duplication between LowerAtomic and AtomicExpand
2022-04-08 19:06:36 -04:00
atomics-sm60.ll
…
atomics-with-scope.ll
…
atomics.ll
[NVPTX] 64-bit atom.{and,or,xor,min,max} require sm_32 or higher
2022-04-14 17:07:51 +03:00
b52037.ll
[NVPTX] Avoid dots in global names
2022-04-14 17:07:52 +03:00
barrier.ll
[NVPTX] Fix barrier.ll LIT test
2022-04-14 17:07:53 +03:00
bfe.ll
…
branch-fold.ll
[NVPTX] Copy machine operand flags in TII::insertBranch
2021-11-03 12:38:27 +03:00
branch-fold.mir
[NVPTX] Copy machine operand flags in TII::insertBranch
2021-11-03 12:38:27 +03:00
bug17709.ll
…
bug21465.ll
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
2021-05-24 19:43:40 +02:00
bug22246.ll
…
bug22322.ll
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
2021-05-24 19:43:40 +02:00
bug26185-2.ll
…
bug26185.ll
…
bug41651.ll
…
bypass-div.ll
…
call-with-alloca-buffer.ll
…
callchain.ll
…
calling-conv.ll
…
calls-with-phi.ll
…
combine-min-max.ll
…
compare-int.ll
…
constant-vectors.ll
…
convergent-mir-call.ll
…
convert-fp.ll
…
convert-int-sm20.ll
…
convert-sm80.ll
[Clang][NVPTX]Add NVPTX intrinsics and builtins for CUDA PTX cvt sm80 instructions
2022-01-13 13:29:48 -08:00
ctlz.ll
…
ctpop.ll
…
cttz.ll
…
disable-opt.ll
…
div-ri.ll
…
divrem-combine.ll
…
envreg.ll
[NVPTX] Mark special registers as reserved
2021-11-03 15:48:04 +03:00
extloadv.ll
…
f16-ex2.ll
[NVPTX] Add ex2.approx.f16/f16x2 support
2022-02-23 13:56:53 -08:00
f16-instructions.ll
Revert D119669 "[NVPTX] Prefix "$L__" for branch label names"
2022-02-14 13:23:22 -08:00
f16x2-instructions.ll
Fix the default alignment of i1 vectors.
2021-07-31 14:09:59 -07:00
fast-math.ll
[NVPTX] Add select(cc,binop(),binop()) fast-math tests
2021-07-18 15:30:24 +01:00
fcos-no-fast-math.ll
…
filetype-null.ll
[NVPTX] Avoid a crash when 'llc' is called with '-filetype=null'
2022-03-22 16:46:47 +04:00
fma-assoc.ll
…
fma-disable.ll
…
fma.ll
…
fminimum-fmaximum.ll
[NVPTX] Remove fmin/fmax.NaN.f64 again
2022-01-28 07:46:16 +01:00
fns.ll
…
fp16.ll
…
fp-contract.ll
…
fp-literals.ll
…
fsin-no-fast-math.ll
…
function-align.ll
…
generic-to-nvvm-ir.ll
…
generic-to-nvvm.ll
…
global-addrspace.ll
…
global-ctor-empty.ll
…
global-ctor.ll
…
global-dtor.ll
…
global-ordering.ll
…
global-variable-big.ll
…
global-visibility.ll
…
globals_init.ll
[NVPTX] Simplify and generalize constant printer.
2021-09-09 11:30:19 -07:00
globals_lowering.ll
Fix tests defaulting to incorrect triples on AIX
2021-09-27 11:30:45 -04:00
gvar-init.ll
…
half.ll
…
i1-global.ll
…
i1-int-to-fp.ll
…
i1-param.ll
…
i8-param.ll
…
i128-global.ll
…
i128-param.ll
…
i128-retval.ll
…
i128-struct.ll
…
idioms.ll
…
imad.ll
…
inline-asm.ll
…
inlineasm-output-template.ll
…
intrin-nocapture.ll
…
intrinsic-old.ll
[NewPM][NVPTX] Port NVPTX opt passes
2021-01-07 15:12:35 -08:00
intrinsics.ll
…
isspacep.ll
…
ld-addrspace.ll
…
ld-generic.ll
…
ld-st-addrrspace.py
[NVPTX] Avoid dots in global names
2022-04-14 17:07:52 +03:00
ldg-invariant.ll
…
ldparam-v4.ll
…
ldu-i8.ll
…
ldu-ldg.ll
…
ldu-reg-plus-offset.ll
…
libcall-fulfilled.ll
[NVPTX] CUDA does provide malloc/free since compute capability 2.X
2021-03-15 22:45:56 -05:00
libcall-instruction.ll
…
libcall-intrinsic.ll
Update @llvm.powi to handle different int sizes for the exponent
2021-06-17 09:38:28 +02:00
lit.local.cfg
[Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX 6.5 and 7.0 WMMA and MMA instructions
2021-06-29 15:44:07 -07:00
load-sext-i1.ll
…
load-store.ll
…
load-with-non-coherent-cache.ll
…
LoadStoreVectorizer.ll
…
local-stack-frame.ll
[NVPTX] Add VRFrame and VRFrameLocal to integer register classes
2021-10-14 16:19:03 +03:00
loop-vectorize.ll
…
lower-aggr-copies.ll
Revert D119669 "[NVPTX] Prefix "$L__" for branch label names"
2022-02-14 13:23:22 -08:00
lower-alloca.ll
…
lower-args.ll
[NVPTX] Avoid temp copy of byval kernel parameters.
2021-03-15 14:27:22 -07:00
lower-byval-args.ll
[NFCI] Fixed missing colon in CHECK directives
2022-04-03 11:52:38 +02:00
lower-kernel-ptr-arg.ll
[NVPTX] Avoid temp copy of byval kernel parameters.
2021-03-15 14:27:22 -07:00
machine-sink.ll
…
MachineSink-call.ll
…
MachineSink-convergent.ll
…
managed.ll
[NVPTX] .attribute(.managed) is only supported for sm_30 and PTX 4.0
2022-04-14 17:07:52 +03:00
match.ll
[NVPTX] Avoid dots in global names
2022-04-14 17:07:52 +03:00
math-intrins-sm53-ptx42.ll
[NVPTX] Add more FMA intriniscs/builtins
2022-02-23 13:56:53 -08:00
math-intrins-sm80-ptx70-instcombine.ll
[NVPTX] Add more FMA intriniscs/builtins
2022-02-23 13:56:53 -08:00
math-intrins-sm80-ptx70.ll
[NVPTX] Add more FMA intriniscs/builtins
2022-02-23 13:56:53 -08:00
math-intrins-sm86-ptx72.ll
[NVPTX] Add more FMA intriniscs/builtins
2022-02-23 13:56:53 -08:00
math-intrins.ll
[NVPTX] Lower fp16 fminnum, fmaxnum to native on sm_80.
2022-01-13 08:52:31 +01:00
mbarrier.ll
[Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX cp.async instructions
2021-05-17 09:46:59 -07:00
minmax-negative.ll
…
misaligned-vector-ldst.ll
…
module-inline-asm.ll
…
mulwide.ll
…
named-barriers.ll
…
noduplicate-syncthreads.ll
…
nofunc.ll
…
nounroll.ll
…
nvcl-param-align.ll
[NVPTX] Use align attribute for kernel pointer arg alignment
2022-02-10 11:56:48 +01:00
nvvm-annotations-D120129.ll
[NVPTX] Fix poorly designed assertion introduced in D120129
2022-03-28 17:34:58 +03:00
nvvm-reflect-arch.ll
[opt] Directly translate -O# to -passes='default<O#>'
2021-10-18 16:48:10 -07:00
nvvm-reflect-module-flag.ll
[NewPM][NVPTX] Port NVPTX opt passes
2021-01-07 15:12:35 -08:00
nvvm-reflect-opaque.ll
[NVPTX][FIX] Allow __nvvm_reflect in the presence of opaque pointers
2022-04-12 16:42:50 -05:00
nvvm-reflect.ll
[opt] Directly translate -O# to -passes='default<O#>'
2021-10-18 16:48:10 -07:00
param-align.ll
OpaquePtr: Bulk update tests to use typed byval
2020-11-20 14:00:46 -05:00
param-load-store.ll
Fix the default alignment of i1 vectors.
2021-07-31 14:09:59 -07:00
param-vectorize-device.ll
[NVPTX] Enhance vectorization of ld.param & st.param
2022-03-24 12:36:52 +03:00
param-vectorize-kernel.ll
[NVPTX] Enhance vectorization of ld.param & st.param
2022-03-24 12:36:52 +03:00
pow2_mask_cmp.ll
[TargetLowering] Add i1 condition for bit comparison fold
2020-10-27 12:22:20 +00:00
pr13291-i1-store.ll
…
pr16278.ll
…
pr17529.ll
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
2021-05-24 19:43:40 +02:00
proxy-reg-erasure-mir.ll
…
proxy-reg-erasure-ptx.ll
…
read-global-variable-constant.ll
…
redux-sync.ll
[Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX redux.sync instructions
2021-05-17 09:46:59 -07:00
refl1.ll
…
reg-copy.ll
…
reg-types.ll
…
rotate_64.ll
[NVPTX] Fix bug with int_nvvm_rotate_b64 when operand immediate
2022-02-15 01:23:11 +03:00
rotate.ll
…
sched1.ll
…
sched2.ll
…
sext-in-reg.ll
…
sext-params.ll
…
shfl-p.ll
[NVPTX] Avoid dots in global names
2022-04-14 17:07:52 +03:00
shfl-sync-p.ll
[NVPTX] Avoid dots in global names
2022-04-14 17:07:52 +03:00
shfl-sync.ll
[NVPTX] Avoid dots in global names
2022-04-14 17:07:52 +03:00
shfl.ll
[NVPTX] Avoid dots in global names
2022-04-14 17:07:52 +03:00
shift-parts.ll
…
simple-call.ll
…
sm-version.ll
[NVPTX] Add version test for sm_75, sm_80, sm_86.
2022-01-13 20:24:09 +01:00
speculative-execution-divergent-target.ll
…
sqrt-approx.ll
[DAGCombine] Remove the check for unsafe-fp-math when we are checking the AFN
2021-01-11 02:25:53 +00:00
st-addrspace.ll
…
st-generic.ll
…
store-retval.ll
[NVPTX] Eliminate StoreRetval instructions with undef operand
2022-02-10 11:39:43 +03:00
surf-read-cuda.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
surf-read.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
surf-tex.py
[NVPTX] Auto-generate tests for sufrace and texture instructions
2021-12-07 15:27:51 +03:00
surf-write-cuda.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
surf-write.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
symbol-naming.ll
…
TailDuplication-convergent.ll
…
tex-read-cuda.ll
[NVPTX] Fix NVPTXReplaceImageHandles for multiple uses of a texref
2022-02-15 01:30:13 +03:00
tex-read.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
texsurf-queries.ll
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
tid-range.ll
…
tuple-literal.ll
…
vec8.ll
…
vec-param-load.ll
…
vector-args.ll
…
vector-call.ll
…
vector-compare.ll
…
vector-global.ll
…
vector-loads.ll
…
vector-select.ll
…
vector-stores.ll
…
vectorize-misaligned.ll
…
vote.ll
[NVPTX] Avoid dots in global names
2022-04-14 17:07:52 +03:00
weak-global.ll
…
weak-linkage.ll
…
wmma.py
[NVPTX] Add NVPTX intrinsics for CUDA PTX 6.5 ldmatrix instructions
2021-08-06 16:13:35 -07:00
zeroext-32bit.ll
…