Mariusz Sikora cd3acd1bff

[AMDGPU] Remove unused s_barrier_{init,join,leave} instructions (#129548)

2025-03-04 17:52:43 +01:00

..

AArch64

[LLVM][SVE] Add isel for bfloat based constant splats. (#129550)

2025-03-04 11:45:08 +00:00

AMDGPU

[AMDGPU] Remove unused s_barrier_{init,join,leave} instructions (#129548)

2025-03-04 17:52:43 +01:00

ARC

…

ARM

[MachineScheduler] Optional scheduling of single-MI regions (#129704)

2025-03-04 17:46:44 +01:00

AVR

PeepholeOpt: Fix looking for def of current copy to coalesce (#125533)

2025-02-05 23:29:02 +07:00

BPF

PeepholeOpt: Fix looking for def of current copy to coalesce (#125533)

2025-02-05 23:29:02 +07:00

CSKY

…

DirectX

[DirectX] Support the CBufferLoadLegacy operation (#128699)

2025-02-26 09:43:30 -08:00

Generic

…

Hexagon

[CodeGen][NewPM] Port MachineSink to NPM (#115434)

2025-03-03 15:49:37 +05:30

Inputs

…

Lanai

…

LoongArch

[LoongArch] use TypeWidenVector for most illegal vector types (#126456)

2025-03-03 10:26:11 +08:00

M68k

[M68k] always use movem for register spills (#106715)

2025-01-31 19:42:40 -06:00

Mips

[Mips] Reserve hardware register HWR2 (#127775)

2025-02-20 20:53:30 +08:00

MIR

[win] Enable test/CodeGen/MIR/AArch64 on Windows (#122832)

2025-03-03 09:54:28 -08:00

MLRegAlloc

…

MSP430

[SelectionDAG] Utilizing target hook convertSelectOfConstantsToMath for SelectwithConstant (#127599)

2025-02-25 20:32:24 +05:30

NVPTX

[NVPTX] Add Intrinsics for discard.* (#128404)

2025-03-03 22:53:49 +05:30

PowerPC

[PowerPC] hoist xxspltib out of loop body (#127121)

2025-03-03 11:14:02 -05:00

RISCV

[CodeGen][NPM] Port ExpandPostRAPseudos to NPM (#129509)

2025-03-04 11:49:09 +05:30

SPARC

[CodeGen] Use __extendhfsf2 and __truncsfhf2 by default (#126880)

2025-02-19 10:16:57 +01:00

SPIRV

[SPIR-V] Add pass to remove spv_ptrcast intrinsics (#128896)

2025-03-04 10:30:46 +01:00

SystemZ

[CodeGen][NPM] Port ExpandPostRAPseudos to NPM (#129509)

2025-03-04 11:49:09 +05:30

Thumb

[RegAlloc][NewPM] Plug Greedy RA in codegen pipeline (#120557)

2025-03-03 11:06:15 +05:30

Thumb2

PeepholeOpt: Immediately check if a reg_sequence compose supports a subregister (#128279)

2025-02-26 10:15:17 +07:00

VE

[CodeGen] Use __extendhfsf2 and __truncsfhf2 by default (#126880)

2025-02-19 10:16:57 +01:00

WebAssembly

[WebAssemblyLowerEmscriptenEHSjLj] Avoid setting import_name where possible (#128564)

2025-02-26 14:05:00 -08:00

WinCFGuard

…

WinEH

…

X86

[MachineScheduler] Optional scheduling of single-MI regions (#129704)

2025-03-04 17:46:44 +01:00

XCore

[llvm] Remove br i1 undef in some llvm/test/CodeGen tests (#126811)

2025-02-12 09:19:00 +00:00

Xtensa

…