Matt Arsenault cde7b30268 AMDGPU: Fix missing functions in MIR tests ...

This function was in the IR section, but not present in the MIR
function list.

2024-09-24 09:16:41 +04:00

..

AArch64

[AArch64][GlobalISel] Prefer to use Vector Truncate (#105692)

2024-09-23 13:52:37 +01:00

AMDGPU

AMDGPU: Fix missing functions in MIR tests

2024-09-24 09:16:41 +04:00

ARC

…

ARM

[ARM] Update VBIC tests. NFC

2024-09-23 08:34:15 +01:00

AVR

[AVR] Fix parsing & emitting relative jumps (#106722)

2024-08-30 15:25:54 +02:00

BPF

[BPF] Make -mcpu=v3 as the default (#107008)

2024-09-03 07:15:18 -07:00

CSKY

…

DirectX

[DXIL] Consume Metadata Analysis information in passes (#108034)

2024-09-23 19:00:20 -04:00

Generic

Add target-byteorder for cases where endian in target triple is what matters (#107915)

2024-09-23 13:00:44 -04:00

Hexagon

[HEXAGON] AddrModeOpt support for HVX and optimize adds (#106368)

2024-09-13 18:48:34 -05:00

Inputs

…

Lanai

…

LoongArch

[DAGCombine] Count leading ones: refine post DAG/Type Legalisation if promotion (#102877)

2024-09-15 15:48:36 +04:00

M68k

[M68k] Introduce more MOVI cases (#98377)

2024-09-03 19:04:23 -04:00

Mips

[Mips] Fix mfhi/mflo hazard miscompilation about div and mult (#91449)

2024-09-23 19:07:13 +08:00

MIR

[NVPTX] Load/Store/Fence syncscope support (#106101)

2024-09-23 10:18:00 -07:00

MLRegAlloc

[mlgo] Fix test post - #106744

2024-09-05 07:37:09 -07:00

MSP430

…

NVPTX

[NVPTX] deprecate nvvm.rotate.* intrinsics, cleanup funnel-shift handling (#107655)

2024-09-23 14:58:52 -07:00

PowerPC

[Codegen][LegalizeIntegerTypes] Improve shift through stack (#96151)

2024-09-23 11:45:43 +02:00

RISCV

[Codegen][LegalizeIntegerTypes] Improve shift through stack (#96151)

2024-09-23 11:45:43 +02:00

SPARC

[SPARC] Remove assertions in printOperand for inline asm operands (#104692)

2024-08-20 20:05:06 +07:00

SPIRV

[SPIR-V] Enable spirv-sim lit substitution unconditionally (#109451)

2024-09-20 13:00:04 -07:00

SystemZ

Target ABI: improve call parameters extensions handling (#100757)

2024-09-19 16:59:31 +02:00

Thumb

[CodeGen][NewPM] Port MachineCSE pass to new pass manager. (#106605)

2024-09-04 18:54:07 +05:30

Thumb2

[InitUndef] Also handle inline asm (#108951)

2024-09-19 09:59:36 +02:00

VE

Add usub_cond and usub_sat operations to atomicrmw (#105568)

2024-09-06 16:19:20 +01:00

WebAssembly

[clang][wasm] Replace the target integer sub saturate intrinsics with the equivalent generic __builtin_elementwise_sub_sat intrinsics (#109405)

2024-09-22 10:12:41 +01:00

WinCFGuard

…

WinEH

[Windows SEH] Fix crash on empty seh block (#107031)

2024-09-04 22:10:36 +04:00

X86

[llvm][ELF] Add ELF header/section header table size statistics (#109345)

2024-09-23 13:53:58 -07:00

XCore

…

Xtensa

[Xtensa] Lowering FRAMEADDR/RETURNADDR operations. (#107363)

2024-09-13 21:33:54 +03:00