shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/lib/CodeGen/SelectionDAG
History
Andrew Trick ad6d08ac6f Order CALLSEQ_START and CALLSEQ_END nodes. 
Fixes PR16146: gdb.base__call-ar-st.exp fails after
pre-RA-sched=source fixes.

Patch by Xiaoyi Guo!

This also fixes an unsupported dbg.value test case. Codegen was
previously incorrect but the test was passing by luck.

llvm-svn: 182885
2013-05-29 22:03:55 +00:00
..
CMakeLists.txt
llvm/lib: [CMake] Add explicit dependency to intrinsics_gen.
2012-06-24 13:32:01 +00:00
DAGCombiner.cpp
Track IR ordering of SelectionDAG nodes 2/4.
2013-05-25 02:42:55 +00:00
FastISel.cpp
Unify formatting of debug output.
2013-05-22 18:02:19 +00:00
FunctionLoweringInfo.cpp
Revert 172027 and 174336. Remove diagnostics about over-aligned stack objects.
2013-02-08 20:35:15 +00:00
InstrEmitter.cpp
Temporarily revert "Change the informal convention of DBG_VALUE so that we can express a"
2013-04-30 22:35:14 +00:00
InstrEmitter.h
Use MachineInstrBuilder in InstrEmitter.
2012-12-20 18:08:09 +00:00
LegalizeDAG.cpp
Order CALLSEQ_START and CALLSEQ_END nodes.
2013-05-29 22:03:55 +00:00
LegalizeFloatTypes.cpp
Track IR ordering of SelectionDAG nodes 2/4.
2013-05-25 02:42:55 +00:00
LegalizeIntegerTypes.cpp
Track IR ordering of SelectionDAG nodes 2/4.
2013-05-25 02:42:55 +00:00
LegalizeTypes.cpp
Remove double semicolons.
2013-05-28 16:31:26 +00:00
LegalizeTypes.h
Track IR ordering of SelectionDAG nodes 2/4.
2013-05-25 02:42:55 +00:00
LegalizeTypesGeneric.cpp
Track IR ordering of SelectionDAG nodes 2/4.
2013-05-25 02:42:55 +00:00
LegalizeVectorOps.cpp
Remove double semicolons.
2013-05-28 16:31:26 +00:00
LegalizeVectorTypes.cpp
Simplify code. No functionality change.
2013-05-28 16:39:36 +00:00
LLVMBuild.txt
LLVMBuild: Remove trailing newline, which irked me.
2011-12-12 19:48:00 +00:00
Makefile
make -fno-rtti the default unless a directory builds with REQUIRES_RTTI.
2010-01-24 20:43:08 +00:00
ResourcePriorityQueue.cpp
Change TargetLowering::getRegClassFor to take an MVT, instead of EVT.
2012-12-13 06:34:11 +00:00
ScheduleDAGFast.cpp
Move all of the header files which are involved in modelling the LLVM IR
2013-01-02 11:36:10 +00:00
ScheduleDAGRRList.cpp
Track IR ordering of SelectionDAG nodes 3/4.
2013-05-25 03:08:10 +00:00
ScheduleDAGSDNodes.cpp
Fix PR16143: Insert DEBUG_VALUE before terminator.
2013-05-26 08:58:50 +00:00
ScheduleDAGSDNodes.h
Fix #includes, so we include only what we really need.
2013-02-20 00:26:25 +00:00
ScheduleDAGVLIW.cpp
Move all of the header files which are involved in modelling the LLVM IR
2013-01-02 11:36:10 +00:00
SDNodeDbgValue.h
Sort includes for all of the .h files under the 'lib' tree. These were
2012-12-04 07:12:27 +00:00
SelectionDAG.cpp
Track IR ordering of SelectionDAG nodes 3/4.
2013-05-25 03:08:10 +00:00
SelectionDAGBuilder.cpp
Convert sqrt functions into sqrt instructions when -ffast-math is in effect.
2013-05-27 15:44:35 +00:00
SelectionDAGBuilder.h
Track IR ordering of SelectionDAG nodes 3/4.
2013-05-25 03:08:10 +00:00
SelectionDAGDumper.cpp
Track IR ordering of SelectionDAG nodes 2/4.
2013-05-25 02:42:55 +00:00
SelectionDAGISel.cpp
Track IR ordering of SelectionDAG nodes 3/4.
2013-05-25 03:08:10 +00:00
SelectionDAGPrinter.cpp
Move all of the header files which are involved in modelling the LLVM IR
2013-01-02 11:36:10 +00:00
TargetLowering.cpp
Track IR ordering of SelectionDAG nodes 2/4.
2013-05-25 02:42:55 +00:00
TargetSelectionDAGInfo.cpp
Move TargetData to DataLayout.
2012-10-08 16:38:25 +00:00