42b70793a1
Reference: https://gcc.gnu.org/onlinedocs/gccint/Machine-Constraints.html k: A memory operand whose address is formed by a base register and (optionally scaled) index register. m: A memory operand whose address is formed by a base register and offset that is suitable for use in instructions with the same addressing mode as st.w and ld.w. ZB: An address that is held in a general-purpose register. The offset is zero. ZC: A memory operand whose address is formed by a base register and offset that is suitable for use in instructions with the same addressing mode as ll.w and sc.w. Note: The INLINEASM SDNode flags in below tests are updated because the new introduced enum `Constraint_k` is added before `Constraint_m`. llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-inline-asm.ll llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-inline-asm.ll llvm/test/CodeGen/X86/callbr-asm-kill.mir This patch passes `ninja check-all` on a X86 machine with all official targets and the LoongArch target enabled. Differential Revision: https://reviews.llvm.org/D134638
110 lines
3.7 KiB
C++
110 lines
3.7 KiB
C++
//===- LoongArchAsmPrinter.cpp - LoongArch LLVM Assembly Printer -*- C++ -*--=//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains a printer that converts from our internal representation
|
|
// of machine-dependent LLVM code to GAS-format LoongArch assembly language.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "LoongArchAsmPrinter.h"
|
|
#include "LoongArch.h"
|
|
#include "LoongArchTargetMachine.h"
|
|
#include "MCTargetDesc/LoongArchInstPrinter.h"
|
|
#include "TargetInfo/LoongArchTargetInfo.h"
|
|
#include "llvm/CodeGen/AsmPrinter.h"
|
|
#include "llvm/MC/TargetRegistry.h"
|
|
|
|
using namespace llvm;
|
|
|
|
#define DEBUG_TYPE "loongarch-asm-printer"
|
|
|
|
// Simple pseudo-instructions have their lowering (with expansion to real
|
|
// instructions) auto-generated.
|
|
#include "LoongArchGenMCPseudoLowering.inc"
|
|
|
|
void LoongArchAsmPrinter::emitInstruction(const MachineInstr *MI) {
|
|
LoongArch_MC::verifyInstructionPredicates(
|
|
MI->getOpcode(), getSubtargetInfo().getFeatureBits());
|
|
|
|
// Do any auto-generated pseudo lowerings.
|
|
if (emitPseudoExpansionLowering(*OutStreamer, MI))
|
|
return;
|
|
|
|
MCInst TmpInst;
|
|
if (!lowerLoongArchMachineInstrToMCInst(MI, TmpInst, *this))
|
|
EmitToStreamer(*OutStreamer, TmpInst);
|
|
}
|
|
|
|
bool LoongArchAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
|
|
const char *ExtraCode,
|
|
raw_ostream &OS) {
|
|
// First try the generic code, which knows about modifiers like 'c' and 'n'.
|
|
if (!AsmPrinter::PrintAsmOperand(MI, OpNo, ExtraCode, OS))
|
|
return false;
|
|
|
|
// TODO: handle other extra codes if we have.
|
|
if (!ExtraCode) {
|
|
const MachineOperand &MO = MI->getOperand(OpNo);
|
|
switch (MO.getType()) {
|
|
case MachineOperand::MO_Immediate:
|
|
OS << MO.getImm();
|
|
return false;
|
|
case MachineOperand::MO_Register:
|
|
OS << '$' << LoongArchInstPrinter::getRegisterName(MO.getReg());
|
|
return false;
|
|
case MachineOperand::MO_GlobalAddress:
|
|
PrintSymbolOperand(MO, OS);
|
|
return false;
|
|
default:
|
|
llvm_unreachable("not implemented");
|
|
}
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
bool LoongArchAsmPrinter::PrintAsmMemoryOperand(const MachineInstr *MI,
|
|
unsigned OpNo,
|
|
const char *ExtraCode,
|
|
raw_ostream &OS) {
|
|
// TODO: handle extra code.
|
|
if (ExtraCode)
|
|
return true;
|
|
|
|
const MachineOperand &BaseMO = MI->getOperand(OpNo);
|
|
// Base address must be a register.
|
|
if (!BaseMO.isReg())
|
|
return true;
|
|
// Print the base address register.
|
|
OS << "$" << LoongArchInstPrinter::getRegisterName(BaseMO.getReg());
|
|
// Print the offset register or immediate if has.
|
|
if (OpNo + 1 < MI->getNumOperands()) {
|
|
const MachineOperand &OffsetMO = MI->getOperand(OpNo + 1);
|
|
if (OffsetMO.isReg())
|
|
OS << ", $" << LoongArchInstPrinter::getRegisterName(OffsetMO.getReg());
|
|
else if (OffsetMO.isImm())
|
|
OS << ", " << OffsetMO.getImm();
|
|
else
|
|
return true;
|
|
}
|
|
return false;
|
|
|
|
return AsmPrinter::PrintAsmMemoryOperand(MI, OpNo, ExtraCode, OS);
|
|
}
|
|
|
|
bool LoongArchAsmPrinter::runOnMachineFunction(MachineFunction &MF) {
|
|
AsmPrinter::runOnMachineFunction(MF);
|
|
return true;
|
|
}
|
|
|
|
// Force static initialization.
|
|
extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeLoongArchAsmPrinter() {
|
|
RegisterAsmPrinter<LoongArchAsmPrinter> X(getTheLoongArch32Target());
|
|
RegisterAsmPrinter<LoongArchAsmPrinter> Y(getTheLoongArch64Target());
|
|
}
|