Gao Yanfeng 2b27377b0b

[MLIR][NVVM] Support stmatrix intrinsics (#148377) ...

Add support for the `@llvm.nvvm.stmatrix` intrinsic series. These
correspond to PTX stmatrix operations, as documented in the [PTX ISA
reference](https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-store-instruction-stmatrix).

2025-08-01 10:26:46 +01:00

..

ArmNeon

…

ArmSME

…

ArmSVE

…

Builtin

…

GPU

[mlir][gpu] Change GPU modules to globals (#135478)

2025-04-22 13:49:58 +02:00

LLVMIR

Reapply "[mlir][llvm] Add intrinsic arg and result attribute support … (#151324)

2025-07-30 15:26:41 +02:00

NVVM

[MLIR][NVVM] Support stmatrix intrinsics (#148377)

2025-08-01 10:26:46 +01:00

OpenACC

[mlir][NFC] Use getDefiningOp<OpTy>() instead of dyn_cast<OpTy>(getDefiningOp()) (#150428)

2025-07-25 10:35:51 +08:00

OpenMP

[mlir][NFC] Use range-based overload of llvm::sort (#150934)

2025-07-29 19:05:10 +08:00

ROCDL

[mlir][ROCDL] Plumb through AMDGPU memory access metadata (#110916)

2024-10-09 10:40:49 -05:00

SPIRV

[mlir] Remove unused includes (NFC) (#147158)

2025-07-05 10:38:27 -07:00

VCIX

[mlir] Remove unused includes (NFC) (#147158)

2025-07-05 10:38:27 -07:00

XeVM

[MLIR][XeVM] Add XeVM to LLVMIR translation. (#150696)

2025-07-29 11:00:25 -07:00

CMakeLists.txt

[MLIR][XeVM] Add XeVM to LLVMIR translation. (#150696)

2025-07-29 11:00:25 -07:00

OpenMPCommon.cpp

[mlir] Reland 5a6e52d6ef96d2bcab6dc50bdb369662ff17d2a0 with update (NFC)

2024-09-15 22:45:28 -04:00