shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test
History
Amara Emerson dafcbfdaa0 [GlobalISel] Widen G_EXTRACT_VECTOR_ELT using anyext instead of sext. 
G_SEXT seems to be unnecessary here, anyext will do.

Differential Revision: https://reviews.llvm.org/D110469
2021-10-04 12:19:19 -07:00
..
Analysis
[NFC][X86][LV] Add costmodel test coverage for interleaved i64/f64 load/store stride=6
2021-10-04 20:57:35 +03:00
Assembler
[ThinLTO] Add noRecurse and noUnwind thinlink function attribute propagation
2021-09-27 12:28:07 -07:00
Bindings
…
Bitcode
[ThinLTO] Add noRecurse and noUnwind thinlink function attribute propagation
2021-09-27 12:28:07 -07:00
BugPoint
…
CodeGen
[GlobalISel] Widen G_EXTRACT_VECTOR_ELT using anyext instead of sext.
2021-10-04 12:19:19 -07:00
DebugInfo
[CodeView] Recognize Fortran95 as Fortran instead of MASM
2021-09-30 09:27:05 -04:00
Demangle
[Demangle][Rust] Parse non-ASCII identifiers
2021-10-01 22:08:32 +02:00
Examples
[ORC] Temporarily remove the lljit-with-remote-debugging test.
2021-09-12 18:52:30 +10:00
ExecutionEngine
[JITLink][MachO][x86-64] Add support for splitting compact-unwind sections.
2021-09-28 19:12:56 -07:00
Feature
…
FileCheck
…
Instrumentation
[AMDGPU] Require AMDGPU target for ASAN instrumentation tests
2021-09-29 10:52:27 +01:00
Integer
…
JitListener
[IntelJITListener] Fix order in JitListener/multiple.ll
2021-09-29 16:46:09 -07:00
Linker
Copy Elementtype Attribute to IR at Link step
2021-09-07 11:41:43 -07:00
LTO
Resolve {GlobalValue,GloalIndirectSymol}::getBaseObject confusion
2021-09-23 09:23:35 -07:00
MachineVerifier
…
MC
[RISCV] Remove Zbproposedc extension
2021-09-30 14:23:05 -07:00
Object
…
ObjectYAML
[WebAssembly] Convert to new "dylink.0" section format
2021-09-12 05:30:38 -07:00
Other
[ModuleInlinerWrapperPass] Do some naive printing of wrapped pipeline with -print-pipeline-passes
2021-09-23 09:54:42 +02:00
SafepointIRVerifier
…
Support
…
SymbolRewriter
…
TableGen
[TableGen] Allow targets to entirely ignore Psets for registers
2021-09-23 23:07:35 -04:00
ThinLTO/X86
Reland [clang] Rework dontcall attributes
2021-09-28 15:31:30 -07:00
tools
[X86][Atom] Fix BSR/BSF uops + port usage
2021-10-02 19:09:44 +01:00
Transforms
[InstCombine] add tests for extractelt of bitcasted scalar; NFC
2021-10-04 14:30:18 -04:00
Unit
…
Verifier
[VP] Vector predicated vector splice intrinsic
2021-09-29 10:43:36 +02:00
YAMLParser
…
.clang-format
…
CMakeLists.txt
…
lit.cfg.py
Add extra check for llvm::Any::TypeId visibility
2021-09-15 08:32:55 +02:00
lit.site.cfg.py.in
Add extra check for llvm::Any::TypeId visibility
2021-09-15 08:32:55 +02:00
TestRunner.sh
…