9e9907f1cf
Similar to 806761a7629df268c8aed49657aeccffa6bca449. For IR files without a target triple, -mtriple= specifies the full target triple while -march= merely sets the architecture part of the default target triple, leaving a target triple which may not make sense, e.g. amdgpu-apple-darwin. Therefore, -march= is error-prone and not recommended for tests without a target triple. The issue has been benign as we recognize $unknown-apple-darwin as ELF instead of rejecting it outrightly. This patch changes AMDGPU tests to not rely on the default OS/environment components. Tests that need fixes are not changed: ``` LLVM :: CodeGen/AMDGPU/fabs.f64.ll LLVM :: CodeGen/AMDGPU/fabs.ll LLVM :: CodeGen/AMDGPU/floor.ll LLVM :: CodeGen/AMDGPU/fneg-fabs.f64.ll LLVM :: CodeGen/AMDGPU/fneg-fabs.ll LLVM :: CodeGen/AMDGPU/r600-infinite-loop-bug-while-reorganizing-vector.ll LLVM :: CodeGen/AMDGPU/schedule-if-2.ll ```
35 lines
1.4 KiB
LLVM
35 lines
1.4 KiB
LLVM
;RUN: llc < %s -mtriple=amdgcn -mcpu=verde -mattr=-promote-alloca -verify-machineinstrs | FileCheck %s -check-prefix=CHECK
|
|
;RUN: llc < %s -mtriple=amdgcn -mcpu=tonga -mattr=-flat-for-global -mattr=-promote-alloca -verify-machineinstrs | FileCheck %s -check-prefix=CHECK
|
|
|
|
; Allocate two stack slots of 2052 bytes each requiring a total of 4104 bytes.
|
|
; Extracting the last element of each does not fit into the offset field of
|
|
; MUBUF instructions, so a new base register is needed. This used to not
|
|
; happen, leading to an assertion.
|
|
|
|
; CHECK-LABEL: {{^}}main:
|
|
; CHECK: buffer_store_dword
|
|
; CHECK: buffer_store_dword
|
|
; CHECK: buffer_load_dword
|
|
; CHECK: buffer_load_dword
|
|
define amdgpu_gs float @main(float %v1, float %v2, i32 %idx1, i32 %idx2) {
|
|
main_body:
|
|
%m1 = alloca [513 x float], addrspace(5)
|
|
%m2 = alloca [513 x float], addrspace(5)
|
|
|
|
%gep1.store = getelementptr [513 x float], ptr addrspace(5) %m1, i32 0, i32 %idx1
|
|
store float %v1, ptr addrspace(5) %gep1.store
|
|
|
|
%gep2.store = getelementptr [513 x float], ptr addrspace(5) %m2, i32 0, i32 %idx2
|
|
store float %v2, ptr addrspace(5) %gep2.store
|
|
|
|
; This used to use a base reg equal to 0.
|
|
%out1 = load float, ptr addrspace(5) %m1
|
|
|
|
; This used to attempt to re-use the base reg at 0, generating an out-of-bounds instruction offset.
|
|
%gep2.load = getelementptr [513 x float], ptr addrspace(5) %m2, i32 0, i32 512
|
|
%out2 = load float, ptr addrspace(5) %gep2.load
|
|
|
|
%r = fadd float %out1, %out2
|
|
ret float %r
|
|
}
|