6d03f51f0c
- _Float16 is now accepted by Clang. - The half IR type is fully handled by the backend. - These values are passed in FP registers and converted to/from float around each operation. - Compiler-rt conversion functions are now built for s390x including the missing extendhfdf2 which was added. Fixes #50374
164 lines
4.2 KiB
LLVM
164 lines
4.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; Test intrinsic 'is_fpclass'.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
|
|
|
|
declare i1 @llvm.is.fpclass.f16(half, i32)
|
|
declare i1 @llvm.is.fpclass.f32(float, i32)
|
|
declare i1 @llvm.is.fpclass.f64(double, i32)
|
|
declare i1 @llvm.is.fpclass.f128(fp128, i32)
|
|
|
|
|
|
define i1 @isnan_h(half %x) {
|
|
; CHECK-LABEL: isnan_h:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: stmg %r14, %r15, 112(%r15)
|
|
; CHECK-NEXT: .cfi_offset %r14, -48
|
|
; CHECK-NEXT: .cfi_offset %r15, -40
|
|
; CHECK-NEXT: aghi %r15, -160
|
|
; CHECK-NEXT: .cfi_def_cfa_offset 320
|
|
; CHECK-NEXT: brasl %r14, __extendhfsf2@PLT
|
|
; CHECK-NEXT: tceb %f0, 15
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: lmg %r14, %r15, 272(%r15)
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f16(half %x, i32 3) ; nan
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isnan_f(float %x) {
|
|
; CHECK-LABEL: isnan_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 15
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 3) ; nan
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isnan_d(double %x) {
|
|
; CHECK-LABEL: isnan_d:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tcdb %f0, 15
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f64(double %x, i32 3) ; nan
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isnan_x(fp128 %x) {
|
|
; CHECK-LABEL: isnan_x:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: ld %f0, 0(%r2)
|
|
; CHECK-NEXT: ld %f2, 8(%r2)
|
|
; CHECK-NEXT: tcxb %f0, 15
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f128(fp128 %x, i32 3) ; nan
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isqnan_f(float %x) {
|
|
; CHECK-LABEL: isqnan_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 12
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 2) ; qnan
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @issnan_f(float %x) {
|
|
; CHECK-LABEL: issnan_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 3
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 1) ; snan
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isinf_f(float %x) {
|
|
; CHECK-LABEL: isinf_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 48
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 516) ; 0x204 = "inf"
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isposinf_f(float %x) {
|
|
; CHECK-LABEL: isposinf_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 32
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 512) ; 0x200 = "+inf"
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isneginf_f(float %x) {
|
|
; CHECK-LABEL: isneginf_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 16
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 4) ; "-inf"
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isfinite_f(float %x) {
|
|
; CHECK-LABEL: isfinite_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 4032
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 504) ; 0x1f8 = "finite"
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isposfinite_f(float %x) {
|
|
; CHECK-LABEL: isposfinite_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 2688
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 448) ; 0x1c0 = "+finite"
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isnegfinite_f(float %x) {
|
|
; CHECK-LABEL: isnegfinite_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 1344
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 56) ; 0x38 = "-finite"
|
|
ret i1 %1
|
|
}
|
|
|
|
define i1 @isnotfinite_f(float %x) {
|
|
; CHECK-LABEL: isnotfinite_f:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: tceb %f0, 63
|
|
; CHECK-NEXT: ipm %r2
|
|
; CHECK-NEXT: srl %r2, 28
|
|
; CHECK-NEXT: br %r14
|
|
%1 = call i1 @llvm.is.fpclass.f32(float %x, i32 519) ; ox207 = "inf|nan"
|
|
ret i1 %1
|
|
}
|
|
|