b7e4fba6e5
After #98505, the textual IR keyword `x86_mmx` was temporarily made to parse as `<1 x i64>`, so as not to require a lot of test update noise. This completes the removal of the type, by removing the`x86_mmx` keyword from the IR parser, and making the (now no-op) test updates via `sed -i 's/\bx86_mmx\b/<1 x i64>/g' $(git grep -l x86_mmx llvm/test/)`. Resulting bitcasts from <1 x i64> to itself were then manually deleted. Changes to llvm/test/Bitcode/compatibility-$VERSION.ll were reverted, as they're intended to be equivalent to the .bc file, if parsed by old LLVM, so shouldn't be updated. A few tests were removed, as they're no longer testing anything, in the following files: - llvm/test/Transforms/GlobalOpt/x86_mmx_load.ll - llvm/test/Transforms/InstCombine/cast.ll - llvm/test/Transforms/InstSimplify/ConstProp/gep-zeroinit-vector.ll Works towards issue #98272.
35 lines
1.0 KiB
LLVM
35 lines
1.0 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -O0 -mtriple=i686-apple-darwin9.8 -mattr=+mmx,+sse2 | FileCheck %s --check-prefixes=X86
|
|
; RUN: llc < %s -O0 -mtriple=x86_64-apple-darwin9.8 -mattr=+mmx,+sse2 | FileCheck %s --check-prefixes=X64
|
|
|
|
; PR4684
|
|
|
|
declare void @func2(<1 x i64>)
|
|
|
|
; This isn't spectacular, but it's MMX code at -O0...
|
|
|
|
define void @func1() nounwind {
|
|
; X86-LABEL: func1:
|
|
; X86: ## %bb.0:
|
|
; X86-NEXT: subl $12, %esp
|
|
; X86-NEXT: movl $2, %edx
|
|
; X86-NEXT: xorl %ecx, %ecx
|
|
; X86-NEXT: movl %esp, %eax
|
|
; X86-NEXT: movl %edx, 4(%eax)
|
|
; X86-NEXT: movl %ecx, (%eax)
|
|
; X86-NEXT: calll _func2
|
|
; X86-NEXT: addl $12, %esp
|
|
; X86-NEXT: retl
|
|
;
|
|
; X64-LABEL: func1:
|
|
; X64: ## %bb.0:
|
|
; X64-NEXT: pushq %rax
|
|
; X64-NEXT: movabsq $8589934592, %rdi ## imm = 0x200000000
|
|
; X64-NEXT: callq _func2
|
|
; X64-NEXT: popq %rax
|
|
; X64-NEXT: retq
|
|
%tmp0 = bitcast <2 x i32> <i32 0, i32 2> to <1 x i64>
|
|
call void @func2(<1 x i64> %tmp0)
|
|
ret void
|
|
}
|