llvm-project/llvm/test/CodeGen/X86/packed_struct.ll
Sanjay Patel f0dd12ec5c [x86] use zero-extending load of a byte outside of loops too (2nd try)
The first attempt missed changing test files for tools
(update_llc_test_checks.py).

Original commit message:

This implements the main suggested change from issue #56498.
Using the shorter (non-extending) instruction with only
-Oz ("minsize") rather than -Os ("optsize") is left as a
possible follow-up.

As noted in the bug report, the zero-extending load may have
shorter latency/better throughput across a wide range of x86
micro-arches, and it avoids a potential false dependency.
The cost is an extra instruction byte.

This could cause perf ups and downs from secondary effects,
but I don't think it is possible to account for those in
advance, and that will likely also depend on exact micro-arch.
This does bring LLVM x86 codegen more in line with existing
gcc codegen, so if problems are exposed they are more likely
to occur for both compilers.

Differential Revision: https://reviews.llvm.org/D129775
2022-07-19 21:27:08 -04:00

42 lines
1.5 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s | FileCheck %s
; make sure we compute the correct offset for a packed structure
;Note: codegen for this could change rendering the above checks wrong
target datalayout = "e-p:32:32"
target triple = "i686-pc-linux-gnu"
%struct.anon = type <{ i8, i32, i32, i32 }>
@foos = external dso_local global %struct.anon ; <ptr> [#uses=3]
@bara = weak global [4 x <{ i32, i8 }>] zeroinitializer ; <ptr> [#uses=2]
define i32 @foo() nounwind {
; CHECK-LABEL: foo:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: movl foos+5, %eax
; CHECK-NEXT: addl foos+1, %eax
; CHECK-NEXT: addl foos+9, %eax
; CHECK-NEXT: retl
entry:
%tmp = load i32, ptr getelementptr (%struct.anon, ptr @foos, i32 0, i32 1) ; <i32> [#uses=1]
%tmp3 = load i32, ptr getelementptr (%struct.anon, ptr @foos, i32 0, i32 2) ; <i32> [#uses=1]
%tmp6 = load i32, ptr getelementptr (%struct.anon, ptr @foos, i32 0, i32 3) ; <i32> [#uses=1]
%tmp4 = add i32 %tmp3, %tmp ; <i32> [#uses=1]
%tmp7 = add i32 %tmp4, %tmp6 ; <i32> [#uses=1]
ret i32 %tmp7
}
define i8 @bar() nounwind {
; CHECK-LABEL: bar:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: movzbl bara+19, %eax
; CHECK-NEXT: addb bara+4, %al
; CHECK-NEXT: retl
entry:
%tmp = load i8, ptr getelementptr ([4 x <{ i32, i8 }>], ptr @bara, i32 0, i32 0, i32 1) ; <i8> [#uses=1]
%tmp4 = load i8, ptr getelementptr ([4 x <{ i32, i8 }>], ptr @bara, i32 0, i32 3, i32 1) ; <i8> [#uses=1]
%tmp5 = add i8 %tmp4, %tmp ; <i8> [#uses=1]
ret i8 %tmp5
}