shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Changpeng Fang dee4bc4a4e AMDGPU: Handle new address pattern in LowerKernelAttributes introduced by opaque pointers 
Summary:
  With opaque pointer support, the "ptr" type is introduced and thus BitCast is not necessary in some cases.
This work takes care of this change, and recognizes the new address patterns to do appropriate optimizations.

Reviewers:
  arsenm

Differential Revision:
  https://reviews.llvm.org/D134596
2022-09-26 09:31:52 -07:00
..
AArch64
[AArch64] Enable FeatureFuseAdrpAdd for all Arm cpus
2022-09-26 09:55:10 +01:00
AMDGPU
AMDGPU: Handle new address pattern in LowerKernelAttributes introduced by opaque pointers
2022-09-26 09:31:52 -07:00
ARC
…
ARM
[ARM] Enable and/cmp0 folding
2022-09-26 11:31:23 +01:00
AVR
[AVR] Only push and clear R1 in interrupts when necessary
2022-08-15 14:29:38 +02:00
BPF
[BPF] memcmp.ll - add checks for all loads
2022-09-24 18:55:25 +01:00
CSKY
[CSKY] Fix the btsti16 instruction missing in generic processor
2022-07-27 17:39:15 +08:00
DirectX
[DirectX backend] Remove Attribute not for DXIL on CallInst
2022-09-13 13:45:19 -07:00
Generic
[IRBuilder] Use PoisonValue in CreateMasked*
2022-09-19 11:01:41 -07:00
Hexagon
[Hexagon] Revamp type legalization of ext/trunc/sat in HVX
2022-09-21 11:25:27 -07:00
Inputs
…
Lanai
…
LoongArch
[LoongArch] Add codegen support for strict_fsetccs and any_fsetcc
2022-09-26 13:05:36 +08:00
M68k
[M68k] Fix the crash of fast register allocator
2022-09-15 09:24:22 +08:00
Mips
Add all constant physical registers to callee preserved masks
2022-09-21 12:50:12 +00:00
MIR
MachineVerifier: Verify REG_SEQUENCE
2022-09-22 09:51:15 -04:00
MLRegalloc
[mlgo] Add in-development instruction based features for regalloc advisor
2022-09-17 19:54:45 +00:00
MSP430
…
NVPTX
[NVPTX] Use MBB.begin() instead MBB.front() in NVPTXFrameLowering::emitPrologue
2022-09-14 08:30:55 +05:30
PowerPC
[PowerPC][NFC] Add virtual call to show redundant spill of vector registers
2022-09-20 21:21:06 -04:00
RISCV
[VP][RISCV] Add vp.sqrt intrinsic and RISC-V support.
2022-09-26 10:47:40 +08:00
SPARC
[Sparc] Don't use SunStyleELFSectionSwitchSyntax
2022-08-17 12:59:29 +02:00
SPIRV
[SPIRV] add IR regularization pass
2022-09-15 15:53:44 +03:00
SystemZ
[SystemZ] Improve handling of vector alignments.
2022-09-08 17:33:05 +02:00
Thumb
…
Thumb2
[ARM] Enable and/cmp0 folding
2022-09-26 11:31:23 +01:00
VE
[VE] Disable automatic maxnum/minnum selection
2022-09-26 22:04:02 +09:00
WebAssembly
[WebAssembly] Improve codegen for loading scalars from memory to v128
2022-09-21 21:05:44 -07:00
WinCFGuard
[llvm] Mark CFGuard fn ptr symbol as DSO local and add tests for mingw
2022-08-23 23:39:39 +03:00
WinEH
…
X86
Autogenerate stack-folding-fp X86 tests. NFC
2022-09-26 14:26:08 +00:00
XCore
Fix CSR update check
2022-08-24 18:09:49 -07:00