43e94b15ea
Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
43 lines
1.5 KiB
LLVM
43 lines
1.5 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=i686-apple-darwin9.2.2 -mattr=+sse2,-sse4.1 | FileCheck %s --check-prefix=X32
|
|
; RUN: llc < %s -mtriple=x86_64-apple-darwin9.2.2 -mattr=+sse2,-sse4.1 | FileCheck %s --check-prefix=X64
|
|
|
|
define <8 x float> @f(<8 x float> %a, i32 %b) nounwind {
|
|
; X32-LABEL: f:
|
|
; X32: ## %bb.0: ## %entry
|
|
; X32-NEXT: pushl %ebp
|
|
; X32-NEXT: movl %esp, %ebp
|
|
; X32-NEXT: andl $-32, %esp
|
|
; X32-NEXT: subl $64, %esp
|
|
; X32-NEXT: movl 8(%ebp), %eax
|
|
; X32-NEXT: andl $7, %eax
|
|
; X32-NEXT: movaps %xmm1, {{[0-9]+}}(%esp)
|
|
; X32-NEXT: movaps %xmm0, (%esp)
|
|
; X32-NEXT: movl $1084227584, (%esp,%eax,4) ## imm = 0x40A00000
|
|
; X32-NEXT: movaps (%esp), %xmm0
|
|
; X32-NEXT: movaps {{[0-9]+}}(%esp), %xmm1
|
|
; X32-NEXT: movl %ebp, %esp
|
|
; X32-NEXT: popl %ebp
|
|
; X32-NEXT: retl
|
|
;
|
|
; X64-LABEL: f:
|
|
; X64: ## %bb.0: ## %entry
|
|
; X64-NEXT: pushq %rbp
|
|
; X64-NEXT: movq %rsp, %rbp
|
|
; X64-NEXT: andq $-32, %rsp
|
|
; X64-NEXT: subq $64, %rsp
|
|
; X64-NEXT: ## kill: def $edi killed $edi def $rdi
|
|
; X64-NEXT: movaps %xmm1, {{[0-9]+}}(%rsp)
|
|
; X64-NEXT: movaps %xmm0, (%rsp)
|
|
; X64-NEXT: andl $7, %edi
|
|
; X64-NEXT: movl $1084227584, (%rsp,%rdi,4) ## imm = 0x40A00000
|
|
; X64-NEXT: movaps (%rsp), %xmm0
|
|
; X64-NEXT: movaps {{[0-9]+}}(%rsp), %xmm1
|
|
; X64-NEXT: movq %rbp, %rsp
|
|
; X64-NEXT: popq %rbp
|
|
; X64-NEXT: retq
|
|
entry:
|
|
%vecins = insertelement <8 x float> %a, float 5.000000e+00, i32 %b
|
|
ret <8 x float> %vecins
|
|
}
|