Matt Arsenault cb5dc3765b TableGen/GlobalISel: Fix constraining REG_SEQUENCE operands
This was hitting the default instruction constraint code which uses
the register classes in the instruction def, which REG_SEQUENCE does
not have.

Fixes not constraining the register class for AMDGPU fneg/fabs
patterns, which would fail when the use was another generic,
unconstrained instruction.

Another oddity I noticed is that the temporary registers are created
with an unnecessary, but incorrect 16-bit LLT but this shouldn't
matter.

I'm also still unclear why root and sub-instructions have to be
handled differently.
2020-04-14 22:05:22 -04:00
..
2018-03-14 11:00:43 +00:00
2018-03-09 12:24:42 +00:00
2020-02-18 14:05:55 -08:00
2018-03-06 13:49:16 +00:00
2018-03-09 12:24:06 +00:00
2018-03-14 11:00:43 +00:00
2018-03-14 11:00:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-02-23 10:46:07 +00:00