llvm-project

History

Cameron McInally e2ccf7f178 [SVE] Lower fixed length VECREDUCE_[SMAX|SMIN] to Scalable

This patch is pretty similar to the VECREDUCE_ADD patch, with some minor tweaks.

Results from the AArch64ISD::[SMAX|SMIN]V_PRED return element sized results. This requires an ANY_EXTEND for results < 32-bits, since Legalization promotes those results.

There is no NEON i64 vector support for SMAXV|SMINV, so use SVE for those.

Differential Revision: https://reviews.llvm.org/D88259

2020-09-25 09:58:17 -05:00

AArch64

[SVE] Lower fixed length VECREDUCE_[SMAX|SMIN] to Scalable

2020-09-25 09:58:17 -05:00

AMDGPU

[SplitKit] In addDeadDef tolerate parent range that defines more lanes

2020-09-25 11:31:56 +01:00

ARC

…

ARM

[SelectionDAG][GISel] Make LegalizeDAG lower FNEG using integer ops.

2020-09-23 14:10:33 -07:00