shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel
History
Stanislav Mekhanoshin bb1fe36977 [AMDGPU] Make v8i16/v8f16 legal 
Differential Revision: https://reviews.llvm.org/D117721
2022-01-24 11:51:08 -08:00
..
add_shl.ll
[AMDGPU] Make some VOP3 insts commutable
2021-04-28 13:59:08 -04:00
add.v2i16.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
amdgpu-irtranslator.ll
AMDGPU/GlobalISel: Remove unnecesssary REQUIREs
2019-05-29 13:14:35 +00:00
andn2.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
artifact-combiner-anyext.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
artifact-combiner-asserts.ll
GlobalISel: Fix assert on unmerge to different element of casted vector
2022-01-19 10:13:31 -05:00
artifact-combiner-build-vector.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
artifact-combiner-concat-vectors.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
artifact-combiner-cse-leaves-dead-cast.mir
GlobalISel: Fix legalization error where CSE leaves behind dead defs
2022-01-18 17:04:40 -05:00
artifact-combiner-extract.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
artifact-combiner-sext.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
artifact-combiner-trunc.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
artifact-combiner-unmerge-values.mir
GlobalISel: Fix assert on unmerge to different element of casted vector
2022-01-19 10:13:31 -05:00
artifact-combiner-zext.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
ashr.ll
AMDGPU/GlobalISel: Fix legalization failure for s65 shifts
2022-01-17 10:04:41 -05:00
assert-align.ll
Reapply "Revert "GlobalISel: Add G_ASSERT_ALIGN hint instruction"
2022-01-24 09:26:52 -05:00
atomic_load_local.ll
[AMDGPU] Add patterns for i8/i16 local atomic load/store
2021-10-18 11:23:10 +02:00
atomic_optimizations_mul_one.ll
[AMDGPU] Do not generate ELF symbols for the local branch target labels
2021-11-20 10:32:41 +05:30
atomic_store_local.ll
[AMDGPU] Add patterns for i8/i16 local atomic load/store
2021-10-18 11:23:10 +02:00
bool-legalization.ll
[AMDGPU] Do not generate ELF symbols for the local branch target labels
2021-11-20 10:32:41 +05:30
bswap.ll
[AArch64][GlobalISel] combine and + [la]sr => ubfx
2021-10-18 10:33:01 -07:00
buffer-schedule.ll
[AMDGPU][GISel] Fix MMO for raw/struct buffer access with non-constant offset
2021-07-26 14:27:30 +01:00
bug-legalization-artifact-combiner-dead-def.ll
GlobalISel: Fix infinite loop in legalization artifact combiner
2021-08-02 12:58:10 +02:00
bug-legalization-artifact-combiner-dead-def.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
call-outgoing-stack-args.ll
AMDGPU/GlobalISel: Introduce pseudo to copy sp in call sequences
2022-01-19 10:13:31 -05:00
clamp-fmed3-const-combine.ll
AMDGPU/GlobalISel: Add clamp combine
2021-12-03 12:49:39 +01:00
clamp-minmax-const-combine.ll
AMDGPU/GlobalISel: Add clamp combine
2021-12-03 12:49:39 +01:00
combine-add-nullptr.mir
[GlobalISel] Avoid making G_PTR_ADD with nullptr
2020-10-13 13:02:55 +02:00
combine-add-to-ptradd.mir
AMDGPU/GlobalISel: Regenerate base test checks
2022-01-18 11:26:47 -05:00
combine-amdgpu-cvt-f32-ubyte.mir
GlobalISel: Add combines for extend operations
2020-09-01 08:50:06 -07:00
combine-ashr-narrow.mir
AMDGPU/GlobalISel: Introduce post-legalize combiner
2020-02-24 22:12:12 -05:00
combine-ext-legalizer.mir
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
combine-fabs-fneg.mir
[GlobalISel] Combine fabs(fneg(x)) to fabs(x)
2021-10-05 13:43:39 +02:00
combine-fcanonicalize.mir
AMDGPU/GlobalISel: Do not fcanonicalize const splat padded with undef
2021-12-03 12:49:38 +01:00
combine-fma-add-ext-fma.ll
[AMDGPU][GlobalISel] Transform (fadd (fma x, y, (fpext (fmul u, v))), z) -> (fma x, y, (fma (fpext u), (fpext v), z))
2021-11-29 16:27:21 +01:00
combine-fma-add-ext-mul.ll
[AMDGPU][GlobalISel] Transform (fadd (fpext (fmul x, y)), z) -> (fma (fpext x), (fpext y), z)
2021-11-29 16:27:21 +01:00
combine-fma-add-fma-mul.ll
[AMDGPU] Use v_fma_f16 on GFX10
2021-12-15 13:14:48 +00:00
combine-fma-add-mul-post-legalize.mir
GlobalIsel: Fix fma combine when one of the operands comes from unmerge
2022-01-12 17:47:25 +01:00
combine-fma-add-mul-pre-legalize.mir
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
combine-fma-add-mul.ll
GlobalIsel: Fix fma combine when one of the operands comes from unmerge
2022-01-12 17:47:25 +01:00
combine-fma-sub-ext-mul.ll
[AMDGPU][GlobalISel] Transform (fsub (fpext (fmul x, y)), z) -> (fma (fpext x), (fpext y), (fneg z))
2021-11-29 16:27:22 +01:00
combine-fma-sub-ext-neg-mul.ll
[AMDGPU][GlobalISel] Transform (fsub (fpext (fneg (fmul x, y))), z) -> (fneg (fma (fpext x), (fpext y), z))
2021-11-29 16:27:22 +01:00
combine-fma-sub-mul.ll
[AMDGPU][GlobalISel] Transform (fsub (fmul x, y), z) -> (fma x, y, -z)
2021-11-29 16:27:22 +01:00
combine-fma-sub-neg-mul.ll
[AMDGPU][GlobalISel] Transform (fsub (fneg (fmul, x, y)), z) -> (fma (fneg x), y, (fneg z))
2021-11-29 16:27:22 +01:00
combine-fma-unmerge-values.mir
GlobalIsel: Fix fma combine when one of the operands comes from unmerge
2022-01-12 17:47:25 +01:00
combine-foldable-fneg.mir
[AMDGPU][GlobalISel] Fold G_FNEG above when users cannot fold mods
2021-11-17 14:25:13 +01:00
combine-fsh.mir
[AMDGPU][GlobalISel] Remove the post ':' part of vreg operands in fsh combine tests.
2022-01-24 16:30:40 +05:30
combine-itofp.mir
[AMDGPU] Regenerate some MIR checks
2022-01-20 12:41:40 +00:00
combine-lshr-narrow.mir
AMDGPU/GlobalISel: Introduce post-legalize combiner
2020-02-24 22:12:12 -05:00
combine-or-redundant.mir
[GlobalISel] Add combine for (x | mask) -> x when (x | mask) == x
2020-11-10 11:32:13 +01:00
combine-redundant-and.mir
[GlobalISel] Implement computeKnownBits for G_SEXT_INREG
2021-01-26 15:01:38 -08:00
combine-redundant-neg.mir
[GlobalISel] Combine for eliminating redundant operand negations
2021-10-08 14:29:22 +02:00
combine-rot.mir
[AMDGPU][GlobalISel] Remove the post ':' part of vreg operands in fsh combine tests.
2022-01-24 16:30:40 +05:30
combine-rsq.ll
Code quality: Combine V_RSQ
2021-11-30 17:17:15 +01:00
combine-rsq.mir
Code quality: Combine V_RSQ
2021-11-30 17:17:15 +01:00
combine-sext-inreg.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
combine-shift-imm-chain-illegal-types.mir
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
combine-shift-imm-chain-shlsat.mir
[AMDGPU][GlobalISel] Fold a chain of two shift instructions with constant operands
2020-11-10 11:32:12 +01:00
combine-shift-imm-chain.ll
[AMDGPU][GlobalISel] Fold a chain of two shift instructions with constant operands
2020-11-10 11:32:12 +01:00
combine-shift-of-shifted-logic-shlsat.mir
[AMDGPU][GlobalISel] Combine shift + logic + shift with constant operands
2020-11-10 11:32:13 +01:00
combine-shift-of-shifted-logic.ll
[GlobalISel] Add combine for (x | mask) -> x when (x | mask) == x
2020-11-10 11:32:13 +01:00
combine-shl-from-extend-narrow.postlegal.mir
GlobalISel: Reduce G_SHL width if source is extension
2020-08-24 09:42:40 -04:00
combine-shl-from-extend-narrow.prelegal.mir
GlobalISel: Add combines for extend operations
2020-09-01 08:50:06 -07:00
combine-shl-narrow.mir
[GlobalISel] Add X,Y<dead> = G_UNMERGE Z -> X = G_TRUNC Z
2020-09-14 17:27:23 -07:00
combine-short-clamp.ll
[AMDGPU][MC][GFX10][GFX90A] Corrected _e32/_e64 suffices
2021-04-01 14:21:00 +03:00
combine-trunc-shl.mir
GlobalISel: Fix truncating shift amount in trunc (shl) combine
2020-09-23 09:07:50 -04:00
combine-urem-pow-2.mir
[GlobalISel] Verify operand types for G_SHL, G_LSHR, G_ASHR
2021-12-21 11:59:33 +00:00
combine-zext-trunc.mir
Reland [GlobalISel] Combine zext(trunc x) to x
2021-03-05 11:05:37 +01:00
combiner-crash.ll
GlobalISel: Fix CSEMIRBuilder mishandling constant folds of vectors
2022-01-18 17:21:02 -05:00
constant-bus-restriction.ll
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
crash-stack-address-O0.ll
GlobalISel: Always enable GISelKnownBits for InstructionSelect
2022-01-12 18:57:24 -05:00
cvt_f32_ubyte.ll
AMDGPU/GlobalISel: Stop using NarrowScalar/FewerElements for unaligned splitting
2021-12-20 18:07:11 -05:00
divergent-control-flow.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
dropped_debug_info_assert.ll
GlobalISel: Pass DebugLoc to getFunctionLiveInPhysReg
2022-01-10 13:50:52 -05:00
dummy-target.ll
AMDGPU/GlobalISel: Regenerate base test checks
2022-01-18 11:26:47 -05:00
dynamic-alloca-divergent.ll
AMDGPU/GlobalISel: Work around verifier error in test
2020-07-09 10:24:16 -04:00
dynamic-alloca-uniform.ll
AMDGPU: Mark prolog/epilog SCC defs as dead
2021-11-15 21:35:06 -05:00
extractelement-stack-lower.ll
[AMDGPU] Do not reserve any VGPR for SGPR spills
2022-01-11 22:14:59 -08:00
extractelement.i8.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
extractelement.i16.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
extractelement.i128.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
extractelement.ll
AMDGPU: Optimize out implicit kernarg argument allocation if unused
2021-12-04 10:38:25 -05:00
fdiv.f16.ll
GlobalISel: Use DAG call lowering infrastructure in a more compatible way
2021-05-05 17:35:02 -04:00
fdiv.f32.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
fdiv.f64.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
flat-scratch-init.ll
[AMDGPU] Init scratch only if necessary
2021-07-14 10:45:22 +02:00
flat-scratch.ll
PrologEpilogInserter: Use explicit control for scavenge slot placement
2021-11-23 18:01:12 -05:00
floor.f64.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
fma.ll
[AMDGPU] Use v_fma_f16 on GFX10
2021-12-15 13:14:48 +00:00
fmax_legacy.ll
Revert "[AMDGPU] Insert waitcnt after returning from call"
2020-09-23 17:16:39 +02:00
fmed3-min-max-const-combine.ll
AMDGPU/GlobalISel: Fix introducing f16 fmed3 for gfx8
2022-01-19 10:43:21 -05:00
fmed3.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
fmin_legacy.ll
Revert "[AMDGPU] Insert waitcnt after returning from call"
2020-09-23 17:16:39 +02:00
fmul.v2f16.ll
[GlobalISel] Combine for eliminating redundant operand negations
2021-10-08 14:29:22 +02:00
fp64-atomics-gfx90a.ll
AMDGPU/GlobalISel: Stop handling llvm.amdgcn.buffer.atomic.fadd
2022-01-20 12:12:06 -05:00
fpow.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
frem.ll
GlobalISel: Avoid use of G_INSERT in insertParts
2021-06-08 14:44:24 -04:00
fshl.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
fshr.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
function-returns.ll
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
function-returns.v2i65.ll
AMDGPU/GlobalISel: Add failing ABI lowering testcases
2022-01-17 09:38:35 -05:00
global-value.illegal.ll
AMDGPU/GlobalISel: Explicitly set -global-isel-abort in failure tests
2022-01-20 12:56:53 -05:00
global-value.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
hip.extern.shared.array.ll
[amdgpu] Add codegen support for HIP dynamic shared memory.
2020-08-20 21:29:18 -04:00
image-waterfall-loop-O0.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
inline-asm.ll
Reapply "RegAllocFast: Rewrite and improve"
2020-09-30 10:35:25 -04:00
insertelement-stack-lower.ll
AMDGPU: Don't consider whether amdgpu-flat-work-group-size was set
2021-10-22 16:23:50 -04:00
insertelement.i8.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
insertelement.i16.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
insertelement.large.ll
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
insertelement.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
inst-select-abs.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-add.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-add.s16.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-amdgcn.class.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-amdgcn.class.s16.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-amdgcn.cos.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.cos.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.cvt.pk.i16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cvt.pk.u16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cvt.pknorm.i16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cvt.pknorm.u16.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.cvt.pkrtz.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.ds.swizzle.mir
TableGen/GlobalISel: Add way for SDNodeXForm to work on timm
2020-01-09 17:37:52 -05:00
inst-select-amdgcn.exp.mir
AMDGPU/GlobalISel: Fix some broken YAML in MIR test
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.fmad.ftz.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-amdgcn.fmed3.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-amdgcn.fmed3.s16.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-amdgcn.fract.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.fract.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.groupstaticsize.mir
AMDGPU/GlobalISel: Select llvm.amdgcn.groupstaticsize
2020-08-18 09:28:01 -04:00
inst-select-amdgcn.ldexp.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-amdgcn.ldexp.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.mbcnt.lo.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.mul.u24.mir
[AMDGPU][MC][GFX8+] Enabled clamp for v_mul_i32_i24_e64 and v_mul_u32_u24_e64
2020-05-22 14:11:31 +03:00
inst-select-amdgcn.mulhi.i24.mir
[AMDGPU] Implement llvm.amdgcn.mulhi.[i,u]24 intrinsics.
2021-10-26 18:53:07 +05:30
inst-select-amdgcn.mulhi.u24.mir
[AMDGPU] Implement llvm.amdgcn.mulhi.[i,u]24 intrinsics.
2021-10-26 18:53:07 +05:30
inst-select-amdgcn.rcp.legacy.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.rcp.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.rcp.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.readfirstlane.mir
AMDGPU/GlobalISel: Fix readfirstlane pattern import
2020-01-07 11:07:08 -05:00
inst-select-amdgcn.reloc.constant.mir
AMDGPU/GlobalISel: Handle llvm.amdgcn.reloc.constant
2020-07-29 14:24:21 -04:00
inst-select-amdgcn.rsq.clamp.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.rsq.legacy.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.rsq.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.rsq.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.s.barrier.mir
AMDGPU/GlobalISel: Try generated matcher with intrinsics
2019-07-02 14:52:16 +00:00
inst-select-amdgcn.s.sendmsg.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.sffbh.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgcn.sin.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgcn.sin.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-amdgpu-atomic-cmpxchg-flat.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-amdgpu-atomic-cmpxchg-global.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-amdgpu-ffbh-u32.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-amdgpu-ffbl-b32.mir
[AMDGPU][GlobalISel] Add G_AMDGPU_FFBL_B32
2021-08-06 09:40:48 +01:00
inst-select-amdgpu-wave-address.mir
AMDGPU/GlobalISel: Introduce pseudo to copy sp in call sequences
2022-01-19 10:13:31 -05:00
inst-select-and.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-anyext.mir
[AMDGPU][GlobalISel] Add more sign/zero/any-extension tests
2022-01-24 10:16:51 +00:00
inst-select-ashr.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-ashr.s16.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-ashr.v2s16.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-atomic-cmpxchg-local.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-atomic-cmpxchg-region.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-atomicrmw-add-flat.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-atomicrmw-add-global.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-atomicrmw-fadd-local.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-atomicrmw-fadd-region.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-atomicrmw-xchg-local.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-atomicrmw-xchg-region.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-bitcast.mir
AMDGPU/GlobalISel: Prepare some tests for store selection
2019-07-09 14:30:57 +00:00
inst-select-bitreverse.mir
[AMDGPU] Better codegen for i64 bitreverse
2021-02-26 15:51:36 +00:00
inst-select-br.mir
AMDGPU/GlobalISel: Select G_BRCOND for scc conditions
2019-07-01 15:39:27 +00:00
inst-select-brcond.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-bswap.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-build-vector-trunc.v2s16.mir
[AMDGPU][GlobalISel] Avoid selecting S_PACK with constants
2021-01-20 11:54:53 +01:00
inst-select-build-vector.mir
AMDGPU/GlobalISel: Remove some selection tests which should be invalid
2020-06-30 19:18:01 -04:00
inst-select-concat-vectors.mir
AMDGPU/GlobalISel: Fixed handling of non-standard vectors
2020-05-27 15:44:09 -07:00
inst-select-constant.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-copy.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-ctlz-zero-undef.mir
AMDGPU/GlobalISel: Select G_CTLZ_ZERO_UNDEF
2020-02-12 16:19:45 -08:00
inst-select-ctpop.mir
AMDGPU/GlobalISel: Fix missing test for select of s64 scalar G_CTPOP
2020-02-07 13:15:48 -05:00
inst-select-cttz-zero-undef.mir
AMDGPU/GlobalISel: Select G_CTTZ_ZERO_UNDEF
2020-02-12 16:19:46 -08:00
inst-select-extract-vector-elt.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-extract.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
inst-select-fabs.mir
[AMDGPU] Enable fneg and fabs divergence-driven instruction selection.
2021-11-23 19:37:07 +03:00
inst-select-fadd.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-fadd.s32.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-fadd.s64.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-fcanonicalize.mir
[AMDGPU] Enable fneg and fabs divergence-driven instruction selection.
2021-11-23 19:37:07 +03:00
inst-select-fceil.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-fceil.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-fcmp.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-fcmp.s16.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-fconstant.mir
AMDGPU/GlobalISel: Fix selection of s1/s16 G_[F]CONSTANT
2020-08-18 09:28:01 -04:00
inst-select-fexp2.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-ffloor.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-ffloor.s32.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-ffloor.s64.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-fma.s32.mir
[AMDGPU] Prefer v_fmac over v_fma only when no source modifiers are used
2021-09-21 11:57:45 +01:00
inst-select-fmad.s32.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-fmaxnum-ieee.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-fmaxnum-ieee.s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-fmaxnum-ieee.v2s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-fmaxnum.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-fmaxnum.s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-fmaxnum.v2s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-fminnum-ieee.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-fminnum-ieee.s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-fminnum-ieee.v2s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-fminnum.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-fminnum.s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-fminnum.v2s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-fmul.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-fmul.v2s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-fneg.mir
[AMDGPU] Enable fneg and fabs divergence-driven instruction selection.
2021-11-23 19:37:07 +03:00
inst-select-fptosi.mir
[AMDGPU] Enable fneg and fabs divergence-driven instruction selection.
2021-11-23 19:37:07 +03:00
inst-select-fptoui.mir
[AMDGPU] Enable fneg and fabs divergence-driven instruction selection.
2021-11-23 19:37:07 +03:00
inst-select-fract.f64.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
inst-select-frame-index.mir
AMDGPU: Relax 32-bit SGPR register class
2019-10-18 18:26:37 +00:00
inst-select-freeze.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-frint.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-frint.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-fshr.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-icmp.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-icmp.s16.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-icmp.s64.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
inst-select-implicit-def.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-insert-vector-elt.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-insert.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
inst-select-intrinsic-trunc.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-intrinsic-trunc.s16.mir
GlobalISel: Infer nofpexcept flag during selection for non-strict ops
2020-06-05 13:59:46 -04:00
inst-select-inttoptr.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-load-atomic-flat.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-load-atomic-global.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-load-atomic-local.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-load-constant.mir
[AMDGPU] Make v8i16/v8f16 legal
2022-01-24 11:51:08 -08:00
inst-select-load-flat.mir
[AMDGPU] Make v8i16/v8f16 legal
2022-01-24 11:51:08 -08:00
inst-select-load-global-saddr.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-load-global.mir
[AMDGPU] Make v8i16/v8f16 legal
2022-01-24 11:51:08 -08:00
inst-select-load-global.s96.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-load-local-128.mir
[AMDGPU] Make v8i16/v8f16 legal
2022-01-24 11:51:08 -08:00
inst-select-load-local.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-load-private.mir
GlobalISel: Always enable GISelKnownBits for InstructionSelect
2022-01-12 18:57:24 -05:00
inst-select-load-smrd.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-lshr.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-lshr.s16.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-lshr.v2s16.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-merge-values.mir
AMDGPU/GlobalISel: Remove some selection tests which should be invalid
2020-06-30 19:18:01 -04:00
inst-select-mul.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-or.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-pattern-add3.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-pattern-and-or.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-pattern-or3.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-pattern-smed3.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-pattern-smed3.s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-pattern-umed3.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-pattern-umed3.s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-pattern-xor3.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-phi.mir
AMDGPU/GlobalISel: Remove old hacks for boolean selection
2020-08-03 09:04:14 -04:00
inst-select-ptr-add.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-ptrmask.mir
AMDGPU/GlobalISel: Try to use s_and_b64 in ptrmask selection
2022-01-20 12:56:53 -05:00
inst-select-ptrtoint.mir
AMDGPU/GlobalISel: Don't use XEXEC class for SGPRs
2020-01-12 22:44:51 -05:00
inst-select-returnaddress.mir
AMDGPU/GlobalISel: Select llvm.returnaddress
2020-08-04 17:14:38 -04:00
inst-select-sbfx.mir
[AMDGPU][GlobalISel] Legalize and select G_SBFX and G_UBFX
2021-06-28 09:06:44 -04:00
inst-select-scalar-packed.xfail.mir
AMDGPU/GlobalISel: Fix mishandling SGPR v2s16 add/sub/mul
2020-03-09 22:51:54 -04:00
inst-select-select.mir
[AMDGPU] Enable fneg and fabs divergence-driven instruction selection.
2021-11-23 19:37:07 +03:00
inst-select-sext-inreg.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-sext.mir
[AMDGPU][GlobalISel] Add more sign/zero/any-extension tests
2022-01-24 10:16:51 +00:00
inst-select-sextload-local.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-shl.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-shl.s16.mir
[AMDGPU] Add _e64 suffix to VOP3 Insts
2021-01-12 18:33:18 -05:00
inst-select-shl.v2s16.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-shuffle-vector.v2s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-sitofp.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
inst-select-smax.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-smin.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-smulh.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-store-atomic-flat.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-store-atomic-local.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-store-flat.mir
[AMDGPU] Make v8i16/v8f16 legal
2022-01-24 11:51:08 -08:00
inst-select-store-global.mir
[AMDGPU] Make v8i16/v8f16 legal
2022-01-24 11:51:08 -08:00
inst-select-store-global.s96.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-store-local.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
inst-select-store-private.mir
GlobalISel: Always enable GISelKnownBits for InstructionSelect
2022-01-12 18:57:24 -05:00
inst-select-sub.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-trunc.mir
AMDGPU/GlobalISel: re-auto-generate some test checks
2020-08-25 15:54:22 +01:00
inst-select-trunc.v2s16.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-uadde.gfx10.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-uadde.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-uaddo.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-ubfx.mir
[AMDGPU][GlobalISel] Legalize and select G_SBFX and G_UBFX
2021-06-28 09:06:44 -04:00
inst-select-uitofp.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-umax.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-umin.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-umulh.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
inst-select-unmerge-values.mir
AMDGPU/GlobalISel: Ensure subreg is valid when selecting G_UNMERGE_VALUES
2020-08-04 12:27:34 -04:00
inst-select-usube.gfx10.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-usube.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-usubo.mir
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
inst-select-xor.mir
GlobalISel/Utils: Use incoming regbank while constraining the superclasses
2021-10-30 07:20:45 -04:00
inst-select-zext.mir
[AMDGPU][GlobalISel] Add more sign/zero/any-extension tests
2022-01-24 10:16:51 +00:00
inst-select-zextload-local.mir
AMDGPU/GlobalISel: Regenerate mir test checks
2022-01-12 13:44:06 -05:00
irtranslator-amdgcn-sendmsg.ll
AMDGPU: Regenerate more mir test checks with -NEXT
2021-12-18 11:38:30 -05:00
irtranslator-amdgpu_kernel-system-sgprs.ll
AMDGPU/GlobalISel: Legalize workgroup ID intrinsics
2019-07-01 18:47:22 +00:00
irtranslator-amdgpu_kernel.ll
AMDGPU: Regenerate more mir test checks with -NEXT
2021-12-18 11:38:30 -05:00
irtranslator-amdgpu_ps.ll
AMDGPU: Regenerate more mir test checks with -NEXT
2021-12-18 11:38:30 -05:00
irtranslator-amdgpu_vs.ll
AMDGPU: Regenerate more mir test checks with -NEXT
2021-12-18 11:38:30 -05:00
irtranslator-assert-align.ll
Reapply "Revert "GlobalISel: Add G_ASSERT_ALIGN hint instruction"
2022-01-24 09:26:52 -05:00
irtranslator-atomicrmw.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-call-abi-attribute-hints.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-call-implicit-args.ll
AMDGPU/GlobalISel: Introduce pseudo to copy sp in call sequences
2022-01-19 10:13:31 -05:00
irtranslator-call-non-fixed.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-call-return-values.ll
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
irtranslator-call-sret.ll
AMDGPU/GlobalISel: Introduce pseudo to copy sp in call sequences
2022-01-19 10:13:31 -05:00
irtranslator-call.ll
AMDGPU: Stop reserving 36-bytes before kernel arguments for amdpal
2022-01-20 12:12:05 -05:00
irtranslator-constant-fold-vector-op.ll
GlobalISel: Fix CSEMIRBuilder mishandling constant folds of vectors
2022-01-18 17:21:02 -05:00
irtranslator-constantexpr.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-constrained-fp.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-fast-math-flags.ll
AMDGPU/GlobalISel: Legalize workitem ID intrinsics
2019-07-01 18:45:36 +00:00
irtranslator-fence.ll
AMDGPU: Regenerate more mir test checks with -NEXT
2021-12-18 11:38:30 -05:00
irtranslator-fixed-function-abi-vgpr-args.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-function-args.ll
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
irtranslator-function-args.v2i65.ll
AMDGPU/GlobalISel: Add failing ABI lowering testcases
2022-01-17 09:38:35 -05:00
irtranslator-getelementptr.ll
GlobalISel: Fix CSEMIRBuilder mishandling constant folds of vectors
2022-01-18 17:21:02 -05:00
irtranslator-indirect-call.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-inline-asm.ll
[Tests] Add elementtype attribute to indirect inline asm operands (NFC)
2022-01-06 14:23:51 +01:00
irtranslator-memory-intrinsics.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-metadata.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-ptrmask.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-readnone-intrinsic-callsite.ll
GlobalISel: Ignore callsite attributes when picking intrinsic type
2019-06-17 17:01:35 +00:00
irtranslator-sat.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
irtranslator-sibling-call.ll
AMDGPU/GlobalISel: Introduce pseudo to copy sp in call sequences
2022-01-19 10:13:31 -05:00
irtranslator-struct-return-intrinsics.ll
AMDGPU: Regenerate more mir test checks with -NEXT
2021-12-18 11:38:30 -05:00
irtranslator-tail-call.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
lds-global-non-entry-func.ll
AMDGPU: Enable fixed function ABI by default
2021-12-04 10:49:18 -05:00
lds-global-value.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
lds-misaligned-bug.ll
[AMDGPU] Only use ds_read/write_b128 for alignment >= 16
2021-04-08 08:12:05 +05:30
lds-relocs.ll
[AMDGPU] Lower kernel LDS into a sorted structure
2021-05-25 11:29:29 -07:00
lds-size.ll
AMDGPU: Update AMDHSA code object version handling
2020-10-14 13:04:27 -04:00
lds-zero-initializer.ll
[AMDGPU] Legalize initialized LDS variables
2021-09-23 22:53:20 -04:00
legalize-add.mir
AMDGPU/GlobalISel: Regenerate test checks
2021-12-21 10:57:46 -05:00
legalize-addrspacecast.mir
AMDGPU: Avoid null check during addrspacecast lowering
2022-01-10 13:27:39 -05:00
legalize-amdgcn.if-invalid.mir
AMDGPU/GlobalISel: Tolerate negated control flow intrinsic outputs
2020-08-26 08:58:54 -04:00
legalize-amdgcn.if.xfail.mir
AMDGPU/GlobalISel: Fix masked control flow with fallthrough blocks
2020-05-22 10:31:44 -04:00
legalize-amdgcn.rsq.clamp.mir
AMDGPU/GlobalISel: Implement expansion for rsq.clamp
2020-08-06 10:23:25 -04:00
legalize-amdgcn.wavefrontsize.mir
AMDGPU/GlobalISel: Legalize wavefrontsize intrinsic
2019-09-09 15:20:49 +00:00
legalize-and.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-anyext.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-ashr.mir
AMDGPU/GlobalISel: Fix legalization failure for s65 shifts
2022-01-17 10:04:41 -05:00
legalize-atomic-cmpxchg-with-success.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomic-cmpxchg.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-add.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-and.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-fadd-global.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-fadd-local.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-max.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-min.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-nand.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
legalize-atomicrmw-or.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-sub.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-umax.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-umin.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-xchg-flat.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-xchg.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-atomicrmw-xor.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-bitcast.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-bitreverse.mir
AMDGPU/GlobalISel: Regenerate base test checks
2022-01-18 11:26:47 -05:00
legalize-block-addr.mir
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing
2019-09-11 11:16:48 +00:00
legalize-brcond.mir
[GlobalISel] Improve elimination of dead instructions in legalizer
2021-09-20 13:00:58 +02:00
legalize-bswap.mir
[GlobalISel] Improve elimination of dead instructions in legalizer
2021-09-20 13:00:58 +02:00
legalize-build-vector-trunc.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-build-vector.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-build-vector.s16.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-concat-vectors.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-constant.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-ctlz-zero-undef.mir
AMDGPU/GlobalISel: Regenerate base test checks
2022-01-18 11:26:47 -05:00
legalize-ctlz.mir
AMDGPU/GlobalISel: Regenerate base test checks
2022-01-18 11:26:47 -05:00
legalize-ctpop.mir
AMDGPU/GlobalISel: Fix legalize failure on i65 ctpop
2022-01-19 10:26:28 -05:00
legalize-cttz-zero-undef.mir
AMDGPU/GlobalISel: Regenerate base test checks
2022-01-18 11:26:47 -05:00
legalize-cttz.mir
AMDGPU/GlobalISel: Regenerate base test checks
2022-01-18 11:26:47 -05:00
legalize-extract-vector-elt.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-extract.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fabs.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fadd.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fcanonicalize.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-fceil.mir
AMDGPU/GlobalISel: Fix custom legalizatation for fceil
2022-01-13 14:29:30 +01:00
legalize-fcmp.mir
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-fconstant.mir
AMDGPU/GlobalISel: Make 16-bit constants legal
2019-09-04 16:19:45 +00:00
legalize-fcopysign.mir
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-fcos.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-fdiv.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fexp2.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
legalize-fexp.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-ffloor.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-flog2.mir
GlobalISel: fewerElementsVector for a few more trivial ops
2019-01-25 04:03:38 +00:00
legalize-flog10.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-flog.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
legalize-fma.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fmad.s16.mir
AMDGPU/GlobalISel: Fix insert point when lowering G_FMAD
2020-03-31 19:57:06 -04:00
legalize-fmad.s32.mir
[AMDGPU] gfx1031 target
2020-08-05 12:36:26 -07:00
legalize-fmad.s64.mir
AMDGPU: Split denormal mode tracking bits
2020-02-04 10:44:21 -08:00
legalize-fmaxnum.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fminnum.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fmul.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fneg.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-fpext.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-fpow.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
legalize-fpowi.mir
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
legalize-fptosi.mir
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-fptoui.mir
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-fptrunc.mir
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-freeze.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-frint.mir
[NFC][AMDGPU][GlobalISel] Fix some legalizer tests
2021-11-17 14:25:15 +01:00
legalize-fshl.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fshr.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-fsin.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-fsqrt.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-fsub.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-icmp.mir
[GlobalISel] Improve elimination of dead instructions in legalizer
2021-09-20 13:00:58 +02:00
legalize-implicit-def-s1025.mir
[GlobalISel] Improve elimination of dead instructions in legalizer
2021-09-20 13:00:58 +02:00
legalize-implicit-def.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-insert-vector-elt.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-insert.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-intrinsic-amdgcn-fdiv-fast.mir
[update_mir_test_checks] Handle MI flags properly
2019-10-14 22:01:58 +00:00
legalize-intrinsic-round.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-intrinsic-trunc.mir
[NFC][AMDGPU][GlobalISel] Fix some legalizer tests
2021-11-17 14:25:15 +01:00
legalize-inttoptr.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-jump-table.mir
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
legalize-llvm.amdgcn.image.atomic.dim.a16.ll
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-llvm.amdgcn.image.dim.a16.ll
[GlobalISel] Improve elimination of dead instructions in legalizer
2021-09-20 13:00:58 +02:00
legalize-llvm.amdgcn.image.load.2d.d16.ll
AMDGPU/GlobalISel: Explicitly track d16 for image legalization
2022-01-10 14:25:14 -05:00
legalize-llvm.amdgcn.image.load.2d.ll
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-llvm.amdgcn.image.load.2darraymsaa.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
legalize-llvm.amdgcn.image.load.3d.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
legalize-llvm.amdgcn.image.sample.a16.ll
[AMDGPU] Fixes in ISelDAG path and GlobalISel path for 'bias' operand with A16 bit on
2021-12-17 16:11:51 +05:30
legalize-llvm.amdgcn.image.sample.g16.ll
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-llvm.amdgcn.image.store.2d.d16.ll
AMDGPU/GlobalISel: Explicitly track d16 for image legalization
2022-01-10 14:25:14 -05:00
legalize-llvm.amdgcn.s.buffer.load.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-load-constant-32bit.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-load-constant.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-load-flat.mir
AMDGPU/GlobalISel: Fix assertions on legalize queries with huge align
2022-01-12 18:21:44 -05:00
legalize-load-global.mir
AMDGPU/GlobalISel: Fix assertions on legalize queries with huge align
2022-01-12 18:21:44 -05:00
legalize-load-local.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-load-memory-metadata.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-load-private.mir
AMDGPU/GlobalISel: Fix test not matching test name
2022-01-17 09:38:35 -05:00
legalize-lshr.mir
AMDGPU/GlobalISel: Fix legalization failure for s65 shifts
2022-01-17 10:04:41 -05:00
legalize-memcpy.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-memcpyinline.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-memmove.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-memset.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-merge-values-build-vector.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-merge-values.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-mul.mir
AMDGPU/GlobalISel: Regenerate test checks
2021-12-21 10:57:46 -05:00
legalize-or.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-phi.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-ptr-add.mir
AMDGPU/GlobalISel: Regenerate test checks
2021-12-21 10:57:46 -05:00
legalize-ptrmask.mir
AMDGPU/GlobalISel: Regenerate test checks
2021-12-21 10:57:46 -05:00
legalize-ptrtoint.mir
AMDGPU/GlobalISel: Regenerate test checks
2021-12-21 10:57:46 -05:00
legalize-rotl-rotr.mir
[AMDGPU][GlobalISel] Legalization of G_ROTL and G_ROTR
2021-09-07 16:33:24 +02:00
legalize-sadde.mir
[GlobalISel] Improve elimination of dead instructions in legalizer
2021-09-20 13:00:58 +02:00
legalize-saddo.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-saddsat.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-sbfx.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-sdiv.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-select.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-sext-inreg.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-sext.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-sextload-constant-32bit.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-sextload-flat.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-sextload-global.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-sextload-local.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-sextload-private.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-shl.mir
AMDGPU/GlobalISel: Fix legalization failure for s65 shifts
2022-01-17 10:04:41 -05:00
legalize-shuffle-vector.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-shuffle-vector.s16.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-sitofp.mir
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-smax.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-smin.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-smulh.mir
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-smulo.mir
[GlobalISel] Improve elimination of dead instructions in legalizer
2021-09-20 13:00:58 +02:00
legalize-srem.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-sshlsat.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-ssube.mir
[GlobalISel] Improve elimination of dead instructions in legalizer
2021-09-20 13:00:58 +02:00
legalize-ssubo.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-ssubsat.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-store-global.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-store.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-sub.mir
AMDGPU/GlobalISel: Regenerate test checks
2021-12-21 10:57:46 -05:00
legalize-trunc.mir
AMDGPU/GlobalISel: Regenerate base test checks
2022-01-18 11:26:47 -05:00
legalize-uadde.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-uaddo.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-uaddsat.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-ubfx.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-udiv.mir
[AMDGPU] Simplify 64-bit division/remainder expansion
2021-11-12 15:48:41 +00:00
legalize-uitofp.mir
[GlobalISel] Avoid creating COPY in LegalizationArtifactCombiner
2021-08-24 11:09:56 +02:00
legalize-umax.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-umin.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-umulh.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-umulo.mir
[AMDGPU][GlobalISel] Fix legalization of G_UMULH
2021-10-05 10:56:02 +01:00
legalize-unmerge-values.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-urem.mir
[AMDGPU] Simplify 64-bit division/remainder expansion
2021-11-12 15:48:41 +00:00
legalize-ushlsat.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-usube.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-usubo.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-usubsat.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-vector-args-gfx7.mir
GlobalISel: Regen vector mir tests, add tests for vector arg lowering
2021-12-23 14:30:01 +01:00
legalize-vector-args-gfx8-plus.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-xor.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-zext.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
legalize-zextload-constant-32bit.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-zextload-flat.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-zextload-global.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-zextload-local.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
legalize-zextload-private.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
llvm.abs.ll
[AMDGPU][GlobalISel] Legalize G_ABS
2021-06-04 14:46:43 +02:00
llvm.amdgcn.atomic.dec.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
llvm.amdgcn.atomic.inc.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
llvm.amdgcn.ballot.i32.ll
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
llvm.amdgcn.ballot.i64.ll
[AMDGPU][GlobalISel] Fix subregister index for EXEC register in selectBallot.
2020-07-13 13:35:34 +02:00
llvm.amdgcn.dispatch.id.ll
AMDGPU: Update AMDHSA code object version handling
2020-10-14 13:04:27 -04:00
llvm.amdgcn.dispatch.ptr.ll
AMDGPU: Update AMDHSA code object version handling
2020-10-14 13:04:27 -04:00
llvm.amdgcn.div.fmas.ll
AMDGPU: Stop reserving 36-bytes before kernel arguments for amdpal
2022-01-20 12:12:05 -05:00
llvm.amdgcn.div.scale.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
llvm.amdgcn.ds.append.ll
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
llvm.amdgcn.ds.consume.ll
AMDGPU/GlobalISel: Initial selection of MUBUF addr64 load/store
2020-01-27 07:13:56 -08:00
llvm.amdgcn.ds.fadd.ll
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
llvm.amdgcn.ds.fmax.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
llvm.amdgcn.ds.fmin.ll
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
llvm.amdgcn.ds.gws.barrier.ll
AMDGPU/GlobalISel: Select DS GWS intrinsics
2020-01-16 11:25:10 -05:00
llvm.amdgcn.ds.gws.init.ll
AMDGPU/GlobalISel: Select DS GWS intrinsics
2020-01-16 11:25:10 -05:00
llvm.amdgcn.ds.gws.sema.br.ll
[NFC] Removed unused prefixes in CodeGen/AMDGPU/GlobalISel
2021-01-05 12:57:17 -08:00
llvm.amdgcn.ds.gws.sema.release.all.ll
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
llvm.amdgcn.ds.gws.sema.v.ll
[NFC] Removed unused prefixes in CodeGen/AMDGPU/GlobalISel
2021-01-05 12:57:17 -08:00
llvm.amdgcn.ds.ordered.add.gfx10.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.ds.ordered.{add|swap}
2020-01-13 13:09:38 -05:00
llvm.amdgcn.ds.ordered.add.ll
AMDGPU/GlobalISel: Address some test fixmes that don't fail now
2020-07-18 10:54:39 -04:00
llvm.amdgcn.ds.ordered.swap.ll
AMDGPU/GlobalISel: Address some test fixmes that don't fail now
2020-07-18 10:54:39 -04:00
llvm.amdgcn.end.cf.i32.ll
[AMDGPU] Do not generate ELF symbols for the local branch target labels
2021-11-20 10:32:41 +05:30
llvm.amdgcn.end.cf.i64.ll
[AMDGPU] Do not generate ELF symbols for the local branch target labels
2021-11-20 10:32:41 +05:30
llvm.amdgcn.fdot2.ll
[AMDGPU][GlobalISel] Avoid selecting S_PACK with constants
2021-01-20 11:54:53 +01:00
llvm.amdgcn.fmul.legacy.ll
[AMDGPU] Shrink v_mac_legacy_f32 and v_fmac_legacy_f32
2021-11-01 13:55:53 +00:00
llvm.amdgcn.global.atomic.csub.ll
[AMDGPU] Add S_MOV_B64_IMM_PSEUDO for wide constants
2021-06-30 11:45:38 -07:00
llvm.amdgcn.global.atomic.fadd-with-ret.ll
[AMDGPU] gfx90a support
2021-02-17 16:01:32 -08:00
llvm.amdgcn.global.atomic.fadd.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
llvm.amdgcn.icmp.ll
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
llvm.amdgcn.if.break.i32.ll
[AMDGPU] Add volatile support to SIMemoryLegalizer
2021-01-09 00:52:33 +00:00
llvm.amdgcn.if.break.i64.ll
[AMDGPU] Add volatile support to SIMemoryLegalizer
2021-01-09 00:52:33 +00:00
llvm.amdgcn.image.atomic.dim.a16.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.atomic.dim.ll
AMDGPU/GlobalISel: Fix selection of image intrinsics with unused return
2021-04-29 20:56:03 +02:00
llvm.amdgcn.image.atomic.dim.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
llvm.amdgcn.image.gather4.a16.dim.ll
[AMDGPU] Fixes in ISelDAG path and GlobalISel path for 'bias' operand with A16 bit on
2021-12-17 16:11:51 +05:30
llvm.amdgcn.image.gather4.dim.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.gather4.o.dim.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.getresinfo.a16.ll
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
llvm.amdgcn.image.getresinfo.ll
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
llvm.amdgcn.image.load.1d.d16.ll
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
llvm.amdgcn.image.load.1d.ll
[AMDGPU] Add some image tests with enable-prt-strict-null disabled. NFC.
2021-03-31 17:27:20 +01:00
llvm.amdgcn.image.load.2d.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.load.2darraymsaa.a16.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.load.2darraymsaa.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.load.3d.a16.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.load.3d.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.sample.g16.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.store.2d.d16.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
llvm.amdgcn.image.store.2d.ll
AMDGPU/GlobalISel: Explicitly track d16 for image legalization
2022-01-10 14:25:14 -05:00
llvm.amdgcn.implicit.buffer.ptr.ll
AMDGPU/GlobalISel: Handle more input argument intrinsics
2019-07-01 18:50:50 +00:00
llvm.amdgcn.init.exec.ll
AMDGPU/GlobalISel: Select init_exec intrinsic
2020-07-01 11:50:59 +02:00
llvm.amdgcn.init.exec.wave32.ll
[AMDGPU] Add some more GFX10 GlobalISel test coverage
2021-12-03 13:40:27 +00:00
llvm.amdgcn.interp.p1.f16.ll
AMDGPU/GlobalISel: Handle 16-bank LDS llvm.amdgcn.interp.p1.f16
2020-01-22 12:10:59 -05:00
llvm.amdgcn.intersect_ray.ll
[GlobalISel] Fold or of shifts with constant amount to funnel shift.
2022-01-24 10:43:32 +05:30
llvm.amdgcn.is.private.ll
[AMDGPU] Do not generate ELF symbols for the local branch target labels
2021-11-20 10:32:41 +05:30
llvm.amdgcn.is.shared.ll
[AMDGPU] Do not generate ELF symbols for the local branch target labels
2021-11-20 10:32:41 +05:30
llvm.amdgcn.kernarg.segment.ptr.ll
AMDGPU: Assume all amdhsa kernarg passed implicit arguments by default
2021-12-04 10:38:25 -05:00
llvm.amdgcn.mfma.gfx90a.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
llvm.amdgcn.mov.dpp8.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.mov.dpp8
2020-01-22 11:43:40 -05:00
llvm.amdgcn.mov.dpp.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
llvm.amdgcn.permlane.ll
AMDGPU/GlobalISel: Select permlane16/permlanex16
2020-01-29 17:55:31 -05:00
llvm.amdgcn.queue.ptr.ll
AMDGPU: Update AMDHSA code object version handling
2020-10-14 13:04:27 -04:00
llvm.amdgcn.raw.buffer.atomic.add.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.buffer.atomic.cmpswap.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.buffer.atomic.fadd-with-ret.ll
AMDGPU/GlobalISel: Directly diagnose return value use for FP atomics
2022-01-20 12:46:45 -05:00
llvm.amdgcn.raw.buffer.atomic.fadd.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.buffer.load.format.f16.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.buffer.load.format.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.buffer.load.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.buffer.store.format.f16.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.buffer.store.format.f32.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.buffer.store.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.tbuffer.load.f16.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.tbuffer.load.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.tbuffer.store.f16.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.tbuffer.store.i8.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.raw.tbuffer.store.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.rsq.clamp.ll
AMDGPU/GlobalISel: Implement expansion for rsq.clamp
2020-08-06 10:23:25 -04:00
llvm.amdgcn.s.buffer.load.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.s.setreg.ll
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
llvm.amdgcn.s.sleep.ll
Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"
2019-09-19 16:26:14 +00:00
llvm.amdgcn.sbfe.ll
AMDGPU: Stop reserving 36-bytes before kernel arguments for amdpal
2022-01-20 12:12:05 -05:00
llvm.amdgcn.sdot2.ll
[NFC] Removed unused prefixes in CodeGen/AMDGPU/GlobalISel
2021-01-05 12:57:17 -08:00
llvm.amdgcn.sdot4.ll
[AMDGPU] Experiments show that the GCNRegBankReassign pass significantly impacts
2021-04-26 17:21:49 -04:00
llvm.amdgcn.sdot8.ll
[NFC] Removed unused prefixes in CodeGen/AMDGPU/GlobalISel
2021-01-05 12:57:17 -08:00
llvm.amdgcn.set.inactive.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
llvm.amdgcn.softwqm.ll
AMDGPU/GlobalISel: Select wqm, softwqm and wwm intrinsics
2020-01-24 13:06:44 -08:00
llvm.amdgcn.struct.buffer.atomic.add.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.buffer.atomic.cmpswap.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.buffer.atomic.fadd-with-ret.ll
AMDGPU/GlobalISel: Directly diagnose return value use for FP atomics
2022-01-20 12:46:45 -05:00
llvm.amdgcn.struct.buffer.atomic.fadd.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.buffer.load.format.f16.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.buffer.load.format.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.buffer.load.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.buffer.store.format.f16.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.buffer.store.format.f32.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.buffer.store.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.tbuffer.load.f16.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.struct.tbuffer.load.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
llvm.amdgcn.trig.preop.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
llvm.amdgcn.ubfe.ll
AMDGPU: Stop reserving 36-bytes before kernel arguments for amdpal
2022-01-20 12:12:05 -05:00
llvm.amdgcn.udot2.ll
[NFC] Removed unused prefixes in CodeGen/AMDGPU/GlobalISel
2021-01-05 12:57:17 -08:00
llvm.amdgcn.udot4.ll
[AMDGPU] Experiments show that the GCNRegBankReassign pass significantly impacts
2021-04-26 17:21:49 -04:00
llvm.amdgcn.udot8.ll
[NFC] Removed unused prefixes in CodeGen/AMDGPU/GlobalISel
2021-01-05 12:57:17 -08:00
llvm.amdgcn.update.dpp.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
llvm.amdgcn.workgroup.id.ll
[NFC] Removed unused prefixes in CodeGen/AMDGPU/GlobalISel
2021-01-05 12:57:17 -08:00
llvm.amdgcn.workitem.id.ll
AMDGPU: Avoid enabling kernel workitem IDs with reqd_work_group_size
2022-01-18 13:52:04 -05:00
llvm.amdgcn.wqm.demote.ll
[AMDGPU] Do not generate ELF symbols for the local branch target labels
2021-11-20 10:32:41 +05:30
llvm.amdgcn.wqm.ll
AMDGPU/GlobalISel: Select wqm, softwqm and wwm intrinsics
2020-01-24 13:06:44 -08:00
llvm.amdgcn.wqm.vote.ll
AMDGPU/GlobalISel: Select llvm.amdgcn.wqm.vote
2020-01-07 10:15:29 -05:00
llvm.amdgcn.writelane.ll
[AMDGPU] Stop adding an implicit def of vcc_hi for wave32
2020-12-02 10:11:42 +00:00
llvm.amdgcn.wwm.ll
[AMDGPU] Rename amdgcn_wwm to amdgcn_strict_wwm
2021-03-03 09:33:57 +01:00
llvm.memcpy.inline.ll
[AMDGPU][GlobalISel] Legalize memcpy family of intrinsics
2021-09-07 12:24:07 +02:00
llvm.memcpy.ll
AMDGPU/GlobalISel: Stop using NarrowScalar/FewerElements for unaligned splitting
2021-12-20 18:07:11 -05:00
llvm.memmove.ll
[AMDGPU] Do not generate ELF symbols for the local branch target labels
2021-11-20 10:32:41 +05:30
llvm.memset.ll
[AMDGPU] Do not generate ELF symbols for the local branch target labels
2021-11-20 10:32:41 +05:30
llvm.powi.ll
[GlobalISel] Constant fold G_SITOFP and G_UITOFP in CSEMIRBuilder
2021-07-27 11:27:58 +01:00
llvm.trap.ll
AMDGPU: Update AMDHSA code object version handling
2020-10-14 13:04:27 -04:00
load-constant32bit.ll
AMDGPU/GlobalISel: Fix selection of constant 32-bit addrspace loads
2022-01-17 10:06:33 -05:00
load-constant.96.ll
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
load-local.96.ll
AMDGPU/GlobalISel: Stop using NarrowScalar/FewerElements for unaligned splitting
2021-12-20 18:07:11 -05:00
load-local.128.ll
AMDGPU/GlobalISel: Stop using NarrowScalar/FewerElements for unaligned splitting
2021-12-20 18:07:11 -05:00
load-unaligned.ll
[AMDGPU] Set MemoryVT for truncstores in tblgen.
2022-01-20 19:05:12 +05:30
localizer-wrong-insert-point.mir
GlobalISel: Fix insert point in localizer
2022-01-12 13:44:05 -05:00
localizer.ll
GlobalISel: Fix insert point in localizer
2022-01-12 13:44:05 -05:00
lshr.ll
AMDGPU/GlobalISel: Fix legalization failure for s65 shifts
2022-01-17 10:04:41 -05:00
memory-legalizer-atomic-fence.ll
AMDGPU: Update AMDHSA code object version handling
2020-10-14 13:04:27 -04:00
merge-buffer-stores.ll
[AMDGPU][GlobalISel] Handle G_PTR_ADD when looking for constant offset
2021-01-28 11:20:09 +01:00
minmaxabs.ll
[IR] Add min/max/abs intrinsics
2020-07-23 20:56:19 +02:00
mubuf-global.ll
[AArch64][GlobalISel] Add a new reassociation for G_PTR_ADDs.
2021-09-14 23:57:41 -07:00
mul.ll
RegAllocGreedy: Account for reserved registers in num regs heuristic
2021-09-14 21:00:29 -04:00
mul.v2i16.ll
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
no-cse-nonlocal-convergent-instrs.mir
[MachineCSE][NFC]: Refactor and comment on preventing CSE for isConvergent instrs
2021-05-05 14:22:03 -07:00
no-legalize-atomic.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
non-entry-alloca.ll
AMDGPU: Enable fixed function ABI by default
2021-12-04 10:49:18 -05:00
orn2.ll
[AMDGPU] Switch PostRA sched to MachineSched
2021-09-14 15:11:27 -04:00
postlegalizer-combiner-divrem.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
postlegalizer-combiner-sextload-from-sextinreg.mir
AMDGPU: Regenerate some mir test checks with -NEXT
2021-12-18 10:46:15 -05:00
postlegalizercombiner-and.mir
[GlobalISel] Add a combine for and(load , mask) -> zextload
2021-09-16 10:42:46 +02:00
postlegalizercombiner-load-and-mask.mir
[AMDGPU] Regenerate some MIR checks
2022-01-20 12:41:40 +00:00
postlegalizercombiner-sbfx.mir
[AMDGPU] Regenerate MIR checks for G_[SU]BFX
2022-01-07 12:04:56 +00:00
postlegalizercombiner-select.mir
GlobalISel: Fix matchEqualDefs for instructions with multiple defs
2021-08-05 15:05:45 +02:00
postlegalizercombiner-ubfx.mir
[GlobalISel] Use getPreferredShiftAmountTy in one more G_UBFX combine
2022-01-08 09:20:44 +00:00
prelegalizer-combiner-divrem.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
read_register.ll
GlobalISel: Handle llvm.read_register
2020-01-09 17:37:52 -05:00
readcyclecounter.ll
[AMDGPU] Add some GFX10.3 testing. NFC.
2021-05-11 11:21:19 +01:00
regbankcombiner-clamp-fmed3-const.mir
AMDGPU/GlobalISel: Add clamp combine
2021-12-03 12:49:39 +01:00
regbankcombiner-clamp-minmax-const.mir
AMDGPU/GlobalISel: Add clamp combine
2021-12-03 12:49:39 +01:00
regbankcombiner-fmed3-minmax-const.mir
AMDGPU/GlobalISel: Add floating point med3 combine
2021-12-03 12:49:39 +01:00
regbankcombiner-smed3.mir
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
regbankcombiner-umed3.mir
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
regbankselect-add.s16.mir
AMDGPU/GlobalISel: Fix mishandling SGPR v2s16 add/sub/mul
2020-03-09 22:51:54 -04:00
regbankselect-add.s32.mir
AMDGPU/GlobalISel: Fix mishandling SGPR v2s16 add/sub/mul
2020-03-09 22:51:54 -04:00
regbankselect-add.v2s16.mir
AMDGPU/GlobalISel: Avoid illegal vector exts for add/sub/mul
2020-03-09 23:42:17 -04:00
regbankselect-amdgcn-exp-compr.mir
AMDGPU/GlobalISel: Fix RegBanKSelect for llvm.amdgcn.exp.compr
2020-01-23 13:30:46 -08:00
regbankselect-amdgcn-exp.mir
Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"
2019-09-19 16:26:14 +00:00
regbankselect-amdgcn-s-buffer-load.mir
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
regbankselect-amdgcn.ballot.i64.mir
AMDGPU/GlobalISel: Fix using readfirstlane with ballot intrinsics
2020-08-17 09:53:25 -04:00
regbankselect-amdgcn.class.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.cvt.pkrtz.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.div.fmas.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-amdgcn.div.scale.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.ds.append.mir
AMDGPU/GlobalISel: Select DS append/consume
2020-01-17 20:09:53 -05:00
regbankselect-amdgcn.ds.bpermute.mir
AMDGPU/GlobalISel: RegBankSelect for some DS intrinsics
2019-06-29 00:33:13 +00:00
regbankselect-amdgcn.ds.consume.mir
AMDGPU/GlobalISel: Select DS append/consume
2020-01-17 20:09:53 -05:00
regbankselect-amdgcn.ds.gws.init.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.ds.gws.sema.v.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.ds.ordered.add.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.ds.ordered.swap.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.ds.permute.mir
AMDGPU/GlobalISel: RegBankSelect for some DS intrinsics
2019-06-29 00:33:13 +00:00
regbankselect-amdgcn.ds.swizzle.mir
Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"
2019-09-19 16:26:14 +00:00
regbankselect-amdgcn.else.32.mir
AMDGPU/GlobalISel: Fix RegBankSelect for amdgcn.else
2019-09-13 03:55:49 +00:00
regbankselect-amdgcn.else.64.mir
AMDGPU/GlobalISel: Fix RegBankSelect for amdgcn.else
2019-09-13 03:55:49 +00:00
regbankselect-amdgcn.fcmp.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.fmul.legacy.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.groupstaticsize.mir
AMDGPU/GlobalISel: RegBankSelect for some simple leaf intrinsics
2019-06-29 00:22:28 +00:00
regbankselect-amdgcn.icmp.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-amdgcn.image.load.1d.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
regbankselect-amdgcn.image.sample.1d.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
regbankselect-amdgcn.interp.mov.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.interp.p1.f16.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.interp.p1.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.interp.p2.f16.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.interp.p2.mir
AMDGPU/GlobalISel: RegBankSelect interp intrinsics
2020-01-22 09:01:34 -05:00
regbankselect-amdgcn.kernarg.segment.ptr.mir
AMDGPU/GlobalISel: Add support for llvm.amdgcn.kernarg.segment.ptr
2018-06-25 16:17:48 +00:00
regbankselect-amdgcn.kill.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
regbankselect-amdgcn.live.mask.mir
[AMDGPU] Add llvm.amdgcn.wqm.demote intrinsic
2021-02-15 08:45:46 +09:00
regbankselect-amdgcn.mfma.gfx90a.mir
[AMDGPU] gfx90a support
2021-02-17 16:01:32 -08:00
regbankselect-amdgcn.mfma.mir
AMDGPU/GlobalISel: Add AGPR bank and RegBankSelect mfma intrinsics
2019-12-01 22:15:48 -08:00
regbankselect-amdgcn.ps.live.mir
AMDDGPU/GlobalISel: Fix RegBankSelect for llvm.amdgcn.ps.live
2020-01-20 23:21:53 -05:00
regbankselect-amdgcn.raw.buffer.load.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
regbankselect-amdgcn.readfirstlane.mir
AMDGPU/GlobalISel: RegBankSelect for readlane/readfirstlane
2019-07-01 16:19:39 +00:00
regbankselect-amdgcn.readlane.mir
AMDGPU/GlobalISel: Handle AGPRs used for SGPR operands.
2020-08-24 17:54:34 -04:00
regbankselect-amdgcn.s.buffer.load.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
regbankselect-amdgcn.s.buffer.load.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-amdgcn.s.get.waveid.in.workgroup.mir
AMDGPU/GlobalISel: RegBankSelect for some simple leaf intrinsics
2019-06-29 00:22:28 +00:00
regbankselect-amdgcn.s.getpc.mir
AMDGPU/GlobalISel: RegBankSelect for some simple leaf intrinsics
2019-06-29 00:22:28 +00:00
regbankselect-amdgcn.s.getreg.mir
AMDGPU/GlobalISel: RegBankSelect for some simple leaf intrinsics
2019-06-29 00:22:28 +00:00
regbankselect-amdgcn.s.memrealtime.mir
AMDGPU/GlobalISel: RegBankSelect for some simple leaf intrinsics
2019-06-29 00:22:28 +00:00
regbankselect-amdgcn.s.memtime.mir
AMDGPU/GlobalISel: RegBankSelect for some simple leaf intrinsics
2019-06-29 00:22:28 +00:00
regbankselect-amdgcn.s.sendmsg.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.s.sendmsghalt.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.struct.buffer.load.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
regbankselect-amdgcn.struct.buffer.store.ll
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
regbankselect-amdgcn.update.dpp.mir
AMDGPU/GlobalISel: RegBankSelect for update.dpp
2019-06-29 00:44:36 +00:00
regbankselect-amdgcn.wqm.demote.mir
[AMDGPU] Add llvm.amdgcn.wqm.demote intrinsic
2021-02-15 08:45:46 +09:00
regbankselect-amdgcn.wqm.mir
AMDGPU/GlobalISel: Select wqm, softwqm and wwm intrinsics
2020-01-24 13:06:44 -08:00
regbankselect-amdgcn.wqm.vote.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
regbankselect-amdgcn.writelane.mir
AMDGPU/GlobalISel: Copy type when inserting readfirstlane
2020-01-12 22:44:51 -05:00
regbankselect-amdgcn.wwm.mir
[AMDGPU] Rename amdgcn_wwm to amdgcn_strict_wwm
2021-03-03 09:33:57 +01:00
regbankselect-amdgpu-ffbh-u32.mir
[AMDGPU][GlobalISel] Better legalization of 32-bit ctlz/cttz
2021-08-06 09:40:48 +01:00
regbankselect-amdgpu-ffbl-b32.mir
[AMDGPU][GlobalISel] Better legalization of 32-bit ctlz/cttz
2021-08-06 09:40:48 +01:00
regbankselect-amdgpu-wave-address.mir
AMDGPU/GlobalISel: Introduce pseudo to copy sp in call sequences
2022-01-19 10:13:31 -05:00
regbankselect-and-s1.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-and.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-anyext.mir
AMDGPU/GlobalISel: Fix splitting 64-bit extensions
2020-05-20 11:13:32 -04:00
regbankselect-ashr.mir
[AMDGPU][GlobalISel] Fix v2s16 right shifts
2021-02-04 17:04:32 +00:00
regbankselect-assert-align.mir
Reapply "Revert "GlobalISel: Add G_ASSERT_ALIGN hint instruction"
2022-01-24 09:26:52 -05:00
regbankselect-atomic-cmpxchg.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-add.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-and.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-fadd.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-max.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-min.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-or.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-sub.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-umax.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-umin.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-xchg.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-atomicrmw-xor.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-bitcast.mir
GlobalISel: Verify G_BITCAST changes the type
2020-07-08 17:16:27 -04:00
regbankselect-bitreverse.mir
[AMDGPU] Better codegen for i64 bitreverse
2021-02-26 15:51:36 +00:00
regbankselect-block-addr.mir
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing
2019-09-11 11:16:48 +00:00
regbankselect-brcond.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-bswap.mir
AMDGPU/GlobalISel: Handle G_BSWAP
2020-02-14 09:09:44 -08:00
regbankselect-build-vector-trunc.mir
AMDGPU/GlobalISel: Legalize G_BUILD_VECTOR_TRUNC
2019-09-09 17:04:18 +00:00
regbankselect-build-vector-trunc.v2s16.mir
AMDGPU/GlobalISel: Don't use legal v2s16 G_BUILD_VECTOR
2020-02-05 11:52:18 -05:00
regbankselect-build-vector.mir
AMDGPU/GlobalISel: Fix missing 256-bit AGPR mapping
2020-08-17 09:53:26 -04:00
regbankselect-concat-vector.mir
AMDGPU/GlobalISel: Start trying to handle AGPR bank
2020-08-06 12:39:50 -04:00
regbankselect-constant.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-copy.mir
AMDGPU/GlobalISel: Manually RegBankSelect copies
2020-03-11 11:12:12 -04:00
regbankselect-ctlz-zero-undef.mir
[AMDGPU][GlobalISel] Improve regbankselect for 64-bit VGPR ctlz_zero_undef/cttz_zero_undef
2021-08-06 09:40:48 +01:00
regbankselect-ctpop.mir
AMDGPU/GlobalISel: Split 64-bit G_CTPOP in RegBankSelect
2020-02-09 18:39:33 -05:00
regbankselect-cttz-zero-undef.mir
[AMDGPU] Fix lowering of AMDGPU::G_CTTZ_ZERO_UNDEF to AMDGPU::G_AMDGPU_FFBL_B32
2021-08-17 18:09:57 +01:00
regbankselect-default.mir
AMDGPU/GlobalISel: re-auto-generate some test checks
2020-08-25 15:54:22 +01:00
regbankselect-dyn-stackalloc.mir
AMDGPU/GlobalISel: Handle uniform G_DYN_STACKALLOC
2020-06-03 19:56:07 -04:00
regbankselect-extract-vector-elt.mir
AMDGPU/GlobalISel: cmp/select method for extract element
2020-06-05 12:57:40 -07:00
regbankselect-extract.mir
AMDGPU/GlobalISel: Start trying to handle AGPR bank
2020-08-06 12:39:50 -04:00
regbankselect-fabs.mir
AMDGPU/GlobalISel: Legalize/regbankselect fneg/fabs/fsub
2018-12-18 09:19:03 +00:00
regbankselect-fadd.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fcanonicalize.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fceil.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fcmp.mir
AMDGPU/GlobalISel: Introduce vcc reg bank
2019-01-08 06:30:53 +00:00
regbankselect-fexp2.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-flog2.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fma.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fmul.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fneg.mir
AMDGPU/GlobalISel: Legalize/regbankselect fneg/fabs/fsub
2018-12-18 09:19:03 +00:00
regbankselect-fpext.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fptosi.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fptoui.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fptrunc.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-frame-index.mir
AMDGPU/GlobalISel: Assume VGPR for G_FRAME_INDEX
2019-10-02 01:02:24 +00:00
regbankselect-freeze.mir
AMDGPU/GlobalISel: Select G_FREEZE
2020-07-16 11:10:48 +02:00
regbankselect-frint.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fshr.mir
AMDGPU/GlobalISel: Basic legalize rules for G_FSHR
2020-03-30 11:53:01 -07:00
regbankselect-fsqrt.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-fsub.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-icmp.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-icmp.s16.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-illegal-copy.mir
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
regbankselect-insert-vector-elt.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-insert.mir
AMDGPU/GlobalISel: Start trying to handle AGPR bank
2020-08-06 12:39:50 -04:00
regbankselect-intrinsic-trunc.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-inttoptr.mir
AMDGPU/GlobalISel: Add support for G_INTTOPTR
2018-10-05 04:34:09 +00:00
regbankselect-load.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
regbankselect-lshr.mir
[AMDGPU][GlobalISel] Fix v2s16 right shifts
2021-02-04 17:04:32 +00:00
regbankselect-merge-values.mir
AMDGPU/GlobalISel: Start trying to handle AGPR bank
2020-08-06 12:39:50 -04:00
regbankselect-mul.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-or.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-phi-s1.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-phi.mir
AMDGPU/GlobalISel: Start trying to handle AGPR bank
2020-08-06 12:39:50 -04:00
regbankselect-ptr-add.mir
[globalisel] Rename G_GEP to G_PTR_ADD
2019-11-05 10:31:17 -08:00
regbankselect-ptrmask.mir
GlobalISel: Merge G_PTR_MASK with llvm.ptrmask intrinsic
2020-05-26 11:48:13 -04:00
regbankselect-ptrtoint.mir
GlobalISel: Verify pointer casts
2019-01-29 23:29:00 +00:00
regbankselect-reg-sequence.mir
Reapply "GlobalISel: Avoid producing Illegal copies in RegBankSelect"
2019-06-15 00:33:26 +00:00
regbankselect-sadde.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-sbfx.mir
[AMDGPU][GlobalISel] Legalize and select G_SBFX and G_UBFX
2021-06-28 09:06:44 -04:00
regbankselect-select.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-sext-inreg.mir
AMDGPU/GlobalISel: Do a better job splitting 64-bit G_SEXT_INREG
2020-02-04 13:23:53 -08:00
regbankselect-sext.mir
AMDGPU/GlobalISel: Fix handling of G_ANYEXT with s1 source
2020-03-16 12:59:54 -04:00
regbankselect-sextload.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-shl.mir
AMDGPU/GlobalISel: Fix RegBankSelect for v2s16 shifts
2020-04-11 20:55:33 -04:00
regbankselect-shuffle-vector.mir
AMDGPU/GlobalISel: Fix RegBankSelect for G_SHUFFLE_VECTOR
2020-02-17 15:11:25 -05:00
regbankselect-sitofp.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-smax.mir
[AMDGPU][GlobalISel] Use scalar min/max instructions
2021-02-04 17:04:32 +00:00
regbankselect-smin.mir
[AMDGPU][GlobalISel] Use scalar min/max instructions
2021-02-04 17:04:32 +00:00
regbankselect-smulh.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-split-scalar-load-metadata.mir
[GlobalISel] Rework more/fewer elements for vectors
2021-12-23 14:30:02 +01:00
regbankselect-ssube.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-sub.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-trunc.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-uadde.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-uaddo.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
regbankselect-ubfx.mir
[AMDGPU][GlobalISel] Legalize and select G_SBFX and G_UBFX
2021-06-28 09:06:44 -04:00
regbankselect-uitofp.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-umax.mir
[AMDGPU][GlobalISel] Use scalar min/max instructions
2021-02-04 17:04:32 +00:00
regbankselect-umin.mir
[AMDGPU][GlobalISel] Use scalar min/max instructions
2021-02-04 17:04:32 +00:00
regbankselect-umulh.mir
AMDGPU/GlobalISel: Only map VOP operands to VGPRs
2020-01-30 08:32:35 -05:00
regbankselect-uniform-load-noclobber.mir
GlobalISel: Preserve memory type when reducing load/store width
2021-06-30 17:05:29 -04:00
regbankselect-unmerge-values.mir
AMDGPU/GlobalISel: Start trying to handle AGPR bank
2020-08-06 12:39:50 -04:00
regbankselect-usube.mir
AMDGPU/GlobalISel: Fix forming G_TRUNC with vcc result
2020-01-31 20:29:41 -05:00
regbankselect-usubo.mir
AMDGPU/GlobalISel: Replace handling of boolean values
2020-01-06 18:26:42 -05:00
regbankselect-waterfall-agpr.mir
AMDGPU/GlobalISel: Do not use terminator copy before waterfall loops
2022-01-12 13:44:05 -05:00
regbankselect-widen-scalar-loads.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect-xor.mir
AMDGPU/GlobalISel: Fix mapping G_ICMP with constrained result
2020-02-12 16:19:45 -08:00
regbankselect-zext.mir
AMDGPU/GlobalISel: Fix splitting 64-bit extensions
2020-05-20 11:13:32 -04:00
regbankselect-zextload.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
regbankselect.mir
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
ret.ll
AMDGPU/GlobalISel: Handle most function return types
2019-07-26 02:36:05 +00:00
roundeven.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
saddsat.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
sbfx.ll
[AMDGPU] Regenerate G_[SU]BFX checks using some common prefixes
2022-01-07 12:04:56 +00:00
sdiv.i32.ll
[GlobalISel] Constant fold G_SITOFP and G_UITOFP in CSEMIRBuilder
2021-07-27 11:27:58 +01:00
sdiv.i64.ll
[MachineSink] Allow sinking of constant or ignorable physreg uses
2022-01-18 14:17:40 +00:00
sdivrem.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
shader-epilogs.ll
AMDGPU/GlobalISel: Remove unnecesssary REQUIREs
2019-05-29 13:14:35 +00:00
shl-ext-reduce.ll
AMDGPU: Stop reserving 36-bytes before kernel arguments for amdpal
2022-01-20 12:12:05 -05:00
shl.ll
AMDGPU/GlobalISel: Fix legalization failure for s65 shifts
2022-01-17 10:04:41 -05:00
shlN_add.ll
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00
smed3.ll
AMDGPU/GlobalISel: Fix constant bus restriction errors for med3
2021-12-01 21:36:37 +01:00
smrd.ll
[NFC] Removed unused prefixes in CodeGen/AMDGPU/GlobalISel
2021-01-05 12:57:17 -08:00
srem.i32.ll
[GlobalISel] Constant fold G_SITOFP and G_UITOFP in CSEMIRBuilder
2021-07-27 11:27:58 +01:00
srem.i64.ll
[MachineSink] Allow sinking of constant or ignorable physreg uses
2022-01-18 14:17:40 +00:00
ssubsat.ll
Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"
2021-12-22 11:39:28 -05:00
store-local.96.ll
AMDGPU: Stop reserving 36-bytes before kernel arguments for amdpal
2022-01-20 12:12:05 -05:00
store-local.128.ll
AMDGPU: Stop reserving 36-bytes before kernel arguments for amdpal
2022-01-20 12:12:05 -05:00
trunc.ll
GlobalISel: Implement fewerElementsVector for G_TRUNC
2020-03-10 15:17:20 -07:00
uaddsat.ll
[GlobalISel] Fold or of shifts with constant amount to funnel shift.
2022-01-24 10:43:32 +05:30
ubfx.ll
[GlobalISel] Use getPreferredShiftAmountTy in one more G_UBFX combine
2022-01-08 09:20:44 +00:00
udiv.i32.ll
[GlobalISel] Combine G_UMULH x, (1 << c)) -> x >> (bitwidth - c)
2021-10-07 23:51:37 -07:00
udiv.i64.ll
[MachineSink] Allow sinking of constant or ignorable physreg uses
2022-01-18 14:17:40 +00:00
udivrem.ll
[AMDGPU] Set most sched model resource's BufferSize to one
2021-12-01 22:31:28 -08:00
umed3.ll
AMDGPU/GlobalISel: Fix constant bus restriction errors for med3
2021-12-01 21:36:37 +01:00
urem.i32.ll
[GlobalISel] Constant fold G_SITOFP and G_UITOFP in CSEMIRBuilder
2021-07-27 11:27:58 +01:00
urem.i64.ll
[MachineSink] Allow sinking of constant or ignorable physreg uses
2022-01-18 14:17:40 +00:00
usubsat.ll
[GlobalISel] Fold or of shifts with constant amount to funnel shift.
2022-01-24 10:43:32 +05:30
widen-i8-i16-scalar-loads.ll
[AMDGPU] Set MemoryVT for truncstores in tblgen.
2022-01-20 19:05:12 +05:30
write_register.ll
GlobalISel: Lower G_WRITE_REGISTER
2020-01-29 06:48:24 -08:00
xnor.ll
[GlobalISel][Legalizer] Use ArtifactValueFinder first for unmerge combines before trying others.
2021-09-21 00:02:15 -07:00
zextload.ll
[AMDGPU] Extend gfx10 test coverage. NFC.
2021-03-29 11:13:55 +02:00