Ramkumar Ramachandra 3b9f9645e0

[LV] Regen a couple of tests with UTC (#127785)

2025-02-20 15:27:51 +00:00

..

exit-branch-cost.ll

[VPlan] Add incoming values for all predecessor to ResumePHI (NFCI).

2025-02-09 11:20:20 +00:00

interleave_IC.ll

…

interleaved-pointer-runtime-check-unprofitable.ll

…

large-loop-rdx.ll

[LV] Regen a couple of tests with UTC (#127785)

2025-02-20 15:27:51 +00:00

lit.local.cfg

…

massv-altivec.ll

…

massv-calls.ll

[Analysis] atan2: isTriviallyVectorizable; add to massv and accelerate veclibs (#113637)

2024-11-08 16:07:38 -08:00

massv-nobuiltin.ll

…

massv-unsupported.ll

…

optimal-epilog-vectorization-profitability.ll

[LV] Vectorize Epilogues for loops with small VF but high IC (#108190)

2024-11-17 19:35:32 +00:00

optimal-epilog-vectorization.ll

[VPlan] Add incoming values for all predecessor to ResumePHI (NFCI).

2025-02-09 11:20:20 +00:00

pr30990.ll

…

pr41179.ll

…

predcost.ll

…

reg-usage.ll

…

small-loop-rdx.ll

[LV] Regen a couple of tests with UTC (#127785)

2025-02-20 15:27:51 +00:00

stride-vectorization.ll

…

vectorize-bswap.ll

…

vectorize-force-tail-with-evl.ll

…

vectorize-only-for-real.ll

…

vplan-force-tail-with-evl.ll

[VPlan] Modernize VPWidenIntOrFpInductionRecipe printing (NFC).

2024-12-15 20:46:52 +00:00

vsx-tsvc-s173.ll

…

widened-massv-call.ll

[VPlan] Propagate all GEP flags (#119899)

2024-12-17 13:48:50 +01:00

widened-massv-vfabi-attr.ll

Prefer use of 0.0 over -0.0 for fadd reductions w/nsz (in IR) (#106770)

2024-09-03 09:16:37 -07:00