Logo
Explore Help
Sign In
shylie/llvm-project
1
0
Fork 0
You've already forked llvm-project
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/Transforms/VectorCombine
History
Julian Nagele 8280070a73
[VectorCombine] Try to scalarize vector loads feeding bitcast instructions. (#164682)
This change aims to convert vector loads to scalar loads, if they are
only converted to scalars after anyway.

alive2 proof: https://alive2.llvm.org/ce/z/U_rvht
2025-11-12 15:35:03 +00:00
..
AArch64
[VectorCombine] Try to scalarize vector loads feeding bitcast instructions. (#164682)
2025-11-12 15:35:03 +00:00
AMDGPU
[AMDGPU] NFC, move testcase, only test output of promote-alloca with vector-combine (#166289)
2025-11-03 22:21:26 -05:00
ARM
…
Hexagon
…
PowerPC
[VectorCombine] Fix scalarizeExtExtract for big-endian (#157962)
2025-09-15 10:08:16 +00:00
RISCV
…
SPIRV
…
X86
[VectorCombine] support mismatching extract/insert indices for foldInsExtFNeg (#126408)
2025-11-07 18:35:40 +00:00
alias.ll
…
binop-scalarize.ll
…
fold-binop-of-reductions.ll
…
fold-shuffle-chains-to-reduce.ll
…
intrinsic-scalarize.ll
[IR] NFC: Remove 'experimental' from partial.reduce.add intrinsic (#158637)
2025-09-17 11:44:47 +01:00
load-insert-store.ll
…
load-shufflevector.ll
…
narrow-phi-of-shuffles.ll
…
pr88796.ll
…
pr132563.ll
…
pr157335.ll
[VectorCombine] foldSelectShuffle - early-out cases where the max vector register width isn't large enough (#157430)
2025-09-08 12:04:23 +00:00
unary-op-scalarize.ll
…
Powered by Gitea Version: 1.23.1 Page: 1118ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API