shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Craig Topper efbcd66861 [RISCV] Rename Zbs instructions to start with just 'b' instead of 'sb' to match 0.93 bitmanip spec. 
Also renamed Zbe instructions to resolve name conflict even though
that change is in the 0.94 draft.

Reviewed By: asb, frasercrmck

Differential Revision: https://reviews.llvm.org/D94653
2021-01-22 12:49:10 -08:00
..
AArch64
[AArch64][GlobalISel] Implement widenScalar for signed overflow
2021-01-21 22:55:42 -08:00
AMDGPU
[AMDGPU] Implement mir parseCustomPseudoSourceValue
2021-01-22 11:24:08 +01:00
ARC
…
ARM
[ARM] Disable sign extended SSAT pattern recognition.
2021-01-22 14:07:48 +00:00
AVR
[AVR] Optimize the 16-bit NEGW pseudo instruction
2020-11-17 17:51:58 +08:00
BPF
[BPF] support atomic instructions
2020-12-03 07:38:00 -08:00
Generic
Use unary CreateShuffleVector if possible
2020-12-30 22:36:08 +09:00
Hexagon
[NewPM][opt] Run the "default" AA pipeline by default
2021-01-21 21:08:54 -08:00
Inputs
…
Lanai
…
Mips
[CodeGen] Try to make the print of memory operand alignment a little more user friendly.
2021-01-11 19:58:47 -08:00
MIR
[AMDGPU] Implement mir parseCustomPseudoSourceValue
2021-01-22 11:24:08 +01:00
MSP430
OpaquePtr: Bulk update tests to use typed sret
2020-11-20 17:58:26 -05:00
NVPTX
[NFC] Disallow unused prefixes under llvm/test/CodeGen
2021-01-11 12:32:18 -08:00
PowerPC
[PowerPC] Duplicate inherited heuristic from base scheduler
2021-01-22 10:11:03 +08:00
RISCV
[RISCV] Rename Zbs instructions to start with just 'b' instead of 'sb' to match 0.93 bitmanip spec.
2021-01-22 12:49:10 -08:00
SPARC
[SPARC] Fix fp128 load/stores
2021-01-13 14:59:50 -08:00
SystemZ
[SystemZ] misched-cutoff tests can only be tested on non-NDEBUG (assertion) builds
2021-01-14 15:46:27 +00:00
Thumb
OpaquePtr: Update more tests to use typed sret
2020-11-20 20:08:43 -05:00
Thumb2
[DAGCombiner] Enable SimplifyDemandedBits vector support for TRUNCATE (REAPPLIED).
2021-01-21 13:01:34 +00:00
VE
[VE] Update VELIntrinsic tests
2021-01-13 00:12:50 +09:00
WebAssembly
[WebAssembly] Prototype new f64x2 conversions
2021-01-20 11:28:06 -08:00
WinCFGuard
[CFGuard] Add address-taken IAT tables and delay-load support
2020-11-17 18:24:45 -08:00
WinEH
…
X86
[X86][AVX] canonicalizeLaneShuffleWithRepeatedOps - handle vperm2x128(movddup(x),movddup(y)) cases
2021-01-22 16:05:19 +00:00
XCore
[test] Add explicit dso_local to definitions in ELF static relocation model tests
2020-12-30 15:47:16 -08:00