Matt Arsenault f13ff77842

AMDGPU: Form min3/max3 from minimumnum/maximumnum (#139137)

2025-05-09 08:12:54 +02:00

..

AArch64

[AArch64][FastISel] Fallback on atomic stlr/cas with non-reg operands. (#133987)

2025-05-08 14:29:24 -07:00

AMDGPU

AMDGPU: Form min3/max3 from minimumnum/maximumnum (#139137)

2025-05-09 08:12:54 +02:00

ARC

…

ARM

[DAG] Add SDPatternMatch::m_BitwiseLogic common matcher for AND/OR/XOR nodes (#138301)

2025-05-06 12:50:50 +01:00

AVR

[clang][AVR] Improve compatibility of inline assembly with avr-gcc (#136534)

2025-04-23 18:42:07 +08:00

BPF

…

CSKY

…

DirectX

[DirectX] Implement llvm.is.fpclass lowering for the fcNegZero FPClassTest and the IsNaN, IsInf, IsFinite, IsNormal DXIL ops (#138048)

2025-05-08 09:13:26 -07:00

Generic

[LLVM][VecLib] Refactor LIBMVEC integration to be target neutral. (#138262)

2025-05-07 11:05:25 +01:00

Hexagon

Fix test pfalse-v4i1.ll added in #138712 to require asserts.

2025-05-07 06:14:01 +00:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] Lower [x]vshuf.d to [x]vshuf4i.d if possible. (#137918)

2025-05-09 13:14:57 +08:00

M68k

…

Mips

MIPSr6: Set FMAXNUM and FMINNUM as Legal (#139009)

2025-05-09 07:40:02 +08:00

MIR

[CodeGen] Parse nusw flag (#138856)

2025-05-08 10:40:15 +02:00

MLRegAlloc

…

MSP430

…

NVPTX

[NVPTX] Fix NVPTXAA_before_BasicAA Test (#138992)

2025-05-07 16:59:33 -07:00

PowerPC

[PowerPC] Fix an LowerADDSUBO_CARRY error when converting carry bit for usubo_carry (#137809)

2025-04-30 10:39:09 -04:00

RISCV

[RISCV][Peephole] Clear kill flags for registers after foldUndefPassthruVMV_V_V (#138847)

2025-05-09 13:45:16 +08:00

SPARC

[SPARC] Use op-then-neg instructions when we have VIS3 (#138603)

2025-05-06 05:36:29 +07:00

SPIRV

[SPIRV] Reapply explicit layout PRs (#138867)

2025-05-07 13:27:28 -04:00

SystemZ

[MCP] Disable BackwardCopyPropagateBlock for copies with implicit registers. (#137687)

2025-05-08 16:27:08 -07:00

Thumb

…

Thumb2

[DAGCombiner] Eliminate fp casts if we have the right fast math flags (#131345)

2025-04-28 11:21:51 +01:00

VE

Reland [SelectionDAG] Folding ZERO-EXTEND/SIGN_EXTEND poison to Poison value in getNode (#136701)

2025-04-22 17:36:41 -04:00

WebAssembly

[WebAssembly] Fix trunc in FastISel (#138479)

2025-05-06 14:16:35 -07:00

WinCFGuard

…

WinEH

[WinEH] Fix asm in catchpad being turned into unreachable (#138392)

2025-05-08 21:46:51 +02:00

X86

[X86] Asm modifier %a: add (%rip) for 64-bit static relocation model

2025-05-09 11:54:01 +08:00

XCore

…

Xtensa

[Xtensa] Implement Xtensa Mul and Div Options. (#132157)

2025-04-18 20:22:03 +03:00