37ae4ad0ee
Metric: size..text
Program size..text
exp ref diff
test-suite :: MultiSource/Benchmarks/mediabench/gsm/toast/toast.test 42906.00 42986.00 0.2%
test-suite :: MultiSource/Benchmarks/MiBench/telecomm-gsm/telecomm-gsm.test 42909.00 42989.00 0.2%
test-suite :: External/SPEC/CINT2017rate/525.x264_r/525.x264_r.test 664581.00 664661.00 0.0%
test-suite :: External/SPEC/CINT2017speed/625.x264_s/625.x264_s.test 664581.00 664661.00 0.0%
Less is better.
Replaces `buildvector <p x in> + trunc <p x in> to <p x im>` sequences to
`buildvector <p x im> of { trunc in to im }` scalars, which is free in
most cases, results in better code.
Reviewers: RKSimon
Reviewed By: RKSimon
Pull Request: https://github.com/llvm/llvm-project/pull/88504
41 lines
1.7 KiB
LLVM
41 lines
1.7 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 4
|
|
; RUN: opt -S --passes=slp-vectorizer -mtriple=systemz -mcpu=z15 %s | FileCheck %s
|
|
|
|
define void @test(ptr %a, i8 %0, i16 %b.promoted.i) {
|
|
; CHECK-LABEL: define void @test(
|
|
; CHECK-SAME: ptr [[A:%.*]], i8 [[TMP0:%.*]], i16 [[B_PROMOTED_I:%.*]]) #[[ATTR0:[0-9]+]] {
|
|
; CHECK-NEXT: [[TMP2:%.*]] = zext i8 [[TMP0]] to i128
|
|
; CHECK-NEXT: [[TMP3:%.*]] = insertelement <4 x i16> poison, i16 [[B_PROMOTED_I]], i32 0
|
|
; CHECK-NEXT: [[TMP4:%.*]] = shufflevector <4 x i16> [[TMP3]], <4 x i16> poison, <4 x i32> zeroinitializer
|
|
; CHECK-NEXT: [[TMP5:%.*]] = trunc i128 [[TMP2]] to i16
|
|
; CHECK-NEXT: [[TMP6:%.*]] = insertelement <4 x i16> poison, i16 [[TMP5]], i32 0
|
|
; CHECK-NEXT: [[TMP7:%.*]] = shufflevector <4 x i16> [[TMP6]], <4 x i16> poison, <4 x i32> zeroinitializer
|
|
; CHECK-NEXT: [[TMP8:%.*]] = or <4 x i16> [[TMP4]], [[TMP7]]
|
|
; CHECK-NEXT: [[TMP9:%.*]] = call i16 @llvm.vector.reduce.and.v4i16(<4 x i16> [[TMP8]])
|
|
; CHECK-NEXT: [[TMP11:%.*]] = zext i16 [[TMP9]] to i64
|
|
; CHECK-NEXT: [[OP_RDX:%.*]] = and i64 [[TMP11]], 1
|
|
; CHECK-NEXT: store i64 [[OP_RDX]], ptr [[A]], align 8
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%2 = zext i8 %0 to i128
|
|
%3 = zext i16 %b.promoted.i to i128
|
|
%4 = or i128 %3, %2
|
|
%5 = trunc i128 %4 to i64
|
|
%6 = and i64 %5, 1
|
|
%7 = zext i16 %b.promoted.i to i128
|
|
%8 = or i128 %7, %2
|
|
%9 = trunc i128 %8 to i64
|
|
%10 = and i64 %6, %9
|
|
%11 = zext i16 %b.promoted.i to i128
|
|
%12 = or i128 %11, %2
|
|
%13 = trunc i128 %12 to i64
|
|
%14 = and i64 %10, %13
|
|
%15 = zext i16 %b.promoted.i to i128
|
|
%16 = or i128 %15, %2
|
|
%17 = trunc i128 %16 to i64
|
|
%18 = and i64 %14, %17
|
|
store i64 %18, ptr %a, align 8
|
|
ret void
|
|
}
|
|
|