shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Krzysztof Parzyszek f5d07a05bb [Hexagon] Realign HVX vectors wherever possible 
Introduce HexagonVectorCombine as a helper class for vector-related
optimizations.
2020-12-09 17:11:25 -06:00
..
AArch64
[NFC] Removed unused prefixes in llvm/test/CodeGen/AArch64
2020-12-09 12:47:51 -08:00
AMDGPU
[AMDGPU] Add new pseudos for indirect addressing with VGPR Indexing
2020-12-08 12:24:12 -08:00
ARC
…
ARM
[NFC] Chec[^k] -> Check
2020-12-08 11:54:39 +00:00
AVR
[AVR] Optimize the 16-bit NEGW pseudo instruction
2020-11-17 17:51:58 +08:00
BPF
[BPF] support atomic instructions
2020-12-03 07:38:00 -08:00
Generic
[NewPM] Support --print-before/after in NPM
2020-12-03 16:52:14 -08:00
Hexagon
[Hexagon] Realign HVX vectors wherever possible
2020-12-09 17:11:25 -06:00
Inputs
…
Lanai
…
Mips
Revert "[FastISel] Flush local value map on ever instruction" and dependent patches
2020-12-01 14:26:23 -08:00
MIR
OpaquePtr: Bulk update tests to use typed sret
2020-11-20 17:58:26 -05:00
MSP430
OpaquePtr: Bulk update tests to use typed sret
2020-11-20 17:58:26 -05:00
NVPTX
OpaquePtr: Bulk update tests to use typed byval
2020-11-20 14:00:46 -05:00
PowerPC
[PowerPC] Precommit testcases for regpressure compute fix
2020-12-09 03:37:00 +00:00
RISCV
[RISCV][NFC] Regenerate RISCV CodeGen tests
2020-12-09 19:42:49 +00:00
SPARC
OpaquePtr: Bulk update tests to use typed sret
2020-11-20 17:58:26 -05:00
SystemZ
Prevent FENTRY_CALL reordering
2020-12-09 00:59:01 +01:00
Thumb
OpaquePtr: Update more tests to use typed sret
2020-11-20 20:08:43 -05:00
Thumb2
[ARM] Common inverse constant predicates to VPNOT
2020-12-09 07:56:44 +00:00
VE
[VE] Add vsum and vfsum intrinsic instructions
2020-12-10 01:11:53 +09:00
WebAssembly
[WebAssembly] Fix code generated for atomic operations in PIC mode
2020-12-08 18:41:32 -08:00
WinCFGuard
[CFGuard] Add address-taken IAT tables and delay-load support
2020-11-17 18:24:45 -08:00
WinEH
…
X86
[X86] Use APInt::isSignedIntN instead of isIntN for 64-bit ANDs in X86DAGToDAGISel::IsProfitableToFold
2020-12-09 13:39:07 -08:00
XCore
[TargetMachine] Don't imply dso_local on global variable declarations in Reloc::Static model
2020-12-04 19:03:41 -08:00