shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Roman Lebedev f5df5cd558
Recommit "[InstCombine] Negator: -(X << C) --> X * (-1 << C)" 
This reverts commit ac70b37a00dc02bd8923e0a4602d26be4581c570
which reverted commit 8aeb2fe13a4100b4c2e78d6ef75119304100cb1f
because codegen tests got broken and i needed time to investigate.

This shows some regressions in tests, but they are all around GEP's,
so i'm not really sure how important those are.

https://rise4fun.com/Alive/1Gn
2020-08-05 15:59:13 +03:00
..
AArch64
[SVE] Add lowering for fixed length vector and, or & xor operations.
2020-08-05 11:28:34 +01:00
AMDGPU
Recommit "[InstCombine] Negator: -(X << C) --> X * (-1 << C)"
2020-08-05 15:59:13 +03:00
ARC
…
ARM
[ARM] Generated SSAT and USAT instructions with shift
2020-08-04 09:38:17 +00:00
AVR
[AVR] Rewrite the function calling convention.
2020-06-23 21:36:18 +12:00
BPF
BPF: simplify IR generation for __builtin_btf_type_id()
2020-08-04 16:29:42 -07:00
Generic
[llc] (almost) remove --print-machineinstrs
2020-07-20 10:43:28 -07:00
Hexagon
[Hexagon] Use InstSimplify instead of ConstantProp
2020-08-04 15:42:39 -07:00
Inputs
…
Lanai
…
Mips
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
2020-07-20 10:39:04 +01:00
MIR
AMDGPU: Serialize MFI spill fields
2020-07-28 20:01:57 -04:00
MSP430
[MSP430] Declare comparison LibCalls as returning i16 instead of i32
2020-06-30 11:04:22 +03:00
NVPTX
[NVPTX] Fix for NVPTX module asm regression
2020-06-24 11:17:09 -07:00
PowerPC
[PowerPC] Don't remove single swap between the load and store
2020-08-04 10:38:15 -05:00
RISCV
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
2020-07-20 10:39:04 +01:00
SPARC
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
2020-07-20 10:39:04 +01:00
SystemZ
[SystemZ] Ensure -mno-vx disables any use of vector features
2020-07-23 15:34:59 +02:00
Thumb
…
Thumb2
[ARM] Convert VPSEL to VMOV in tail predicated loops
2020-08-03 22:03:14 +01:00
VE
[VE] Change calling convention to follow ABI
2020-08-01 10:08:54 +09:00
WebAssembly
[WebAssembly] Implement prototype v128.load{32,64}_zero instructions
2020-08-03 13:54:00 -07:00
WinCFGuard
…
WinEH
…
X86
[X86][AVX] Add test showing unnecessary duplicate HADD instructions
2020-08-05 12:00:27 +01:00
XCore
…