Michael Maitland f8416fcfec

[RISCV][VLOPT] Look through PHI instructions (#132236) ...

Similar to what we do for copies. We may reduce one of the PHI operands
and not the other, and thats perfectly okay.

2025-03-24 09:26:09 -04:00

..

AArch64

[AArch64] Always add PURECODE flag to empty .text if "+execute-only" is set (#132196)

2025-03-24 11:19:26 +01:00

AMDGPU

[GlobalISel] Combine (sext (trunc x)) to (sext_inreg x) (#131622)

2025-03-24 09:32:04 +01:00

ARC

…

ARM

[CodeGen][NPM] Port LiveDebugValues to NPM (#131563)

2025-03-24 11:34:45 +05:30

AVR

…

BPF

[BPF] Fix BitCast Assertion with NonZero AddrSpace (#130722)

2025-03-11 11:23:53 -07:00

CSKY

[CSKY] Update fp16-promote.ll test (NFC)

2025-03-05 12:42:32 +01:00

DirectX

[HLSL] Buffer handle globals should not be constants (#130231)

2025-03-20 11:07:54 -07:00

Generic

[RemoveDIs] Remove "try-debuginfo-iterators..." test flags (#130298)

2025-03-14 15:50:49 +00:00

Hexagon

[hexagon] Bump the default version to v68 (#132304)

2025-03-21 20:08:45 -05:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] lower vector shuffle to zero or any extend (#129485)

2025-03-24 14:29:11 +08:00

M68k

Rename ExpandLargeFpConvertPass to ExpandFpPass (#131128)

2025-03-14 13:11:45 +01:00

Mips

…

MIR

[AMDGPU] Allocate scratch space for dVGPRs for CWSR (#130055)

2025-03-19 13:49:19 +01:00

MLRegAlloc

…

MSP430

…

NVPTX

[NVPTX] cleanup & canonicalize mov (#129344)

2025-03-23 14:53:00 -07:00

PowerPC

[shrinkwrap] PowerPC's FP register should be honored when processing the save point for prologue. (#129855)

2025-03-21 12:55:39 -04:00

RISCV

[RISCV][VLOPT] Look through PHI instructions (#132236)

2025-03-24 09:26:09 -04:00

SPARC

…

SPIRV

Hlsl asint16 intrinsic (#131900)

2025-03-21 19:56:35 -04:00

SystemZ

[MC][SystemZ] Introduce Target Specific HLASM Streamer for z/OS (#130535)

2025-03-21 11:36:35 -04:00

Thumb

[RegAlloc][NewPM] Plug Greedy RA in codegen pipeline (#120557)

2025-03-03 11:06:15 +05:30

Thumb2

[CodeGen] Combine two loops in SlotIndexes.cpp file (#127631)

2025-03-07 08:17:23 +07:00

VE

[NVPTX] Legalize ctpop and ctlz in operation legalization (#130668)

2025-03-12 09:28:40 -07:00

WebAssembly

[WebAssembly] Lower wide SIMD i8 muls (#130785)

2025-03-21 06:57:57 +00:00

WinCFGuard

…

WinEH

…

X86

[X86] x86-64-double-shifts-var.ll - regenerate with update_llc_test_checks script to show full codegen

2025-03-24 11:38:34 +00:00

XCore

Reland: [MC] output inlined-at debug info (#106230) (#130306)

2025-03-11 09:43:14 -04:00

Xtensa

…