shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/Transforms/LoopVectorize/RISCV
History
Mel Chen f196b1d66f
[VPlan] Extract reverse operation for reverse accesses (#146525) 
This patch introduces VPInstruction::Reverse and extracts the reverse
operations of loaded/stored values from reverse memory accesses. This
extraction facilitates future support for permutation elimination within
VPlan.
2025-12-18 14:57:48 +00:00
..
bf16.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
blend-any-of-reduction-cost.ll
…
blocks-with-dead-instructions.ll
Reland [VPlan] Expand WidenInt inductions with nuw/nsw (#168354)
2025-11-17 13:44:25 +00:00
dbg-tail-folding-by-evl.ll
[VPlan] Extract reverse operation for reverse accesses (#146525)
2025-12-18 14:57:48 +00:00
dead-ops-cost.ll
[VPlan] Optimize LastActiveLane to EVL - 1 (#169766)
2025-11-27 17:03:08 +08:00
defaults.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
divrem.ll
[VPlan] Optimize LastActiveLane to EVL - 1 (#169766)
2025-11-27 17:03:08 +08:00
evl-compatible-loops.ll
Reland [VPlan] Expand WidenInt inductions with nuw/nsw (#168354)
2025-11-17 13:44:25 +00:00
f16.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
first-order-recurrence-scalable-vf1.ll
[VPlan] Optimize LastActiveLane to EVL - 1 (#169766)
2025-11-27 17:03:08 +08:00
fminimumnum.ll
[LV][EVL] Remove metadata on EVL vectorized loops (#155760)
2025-09-23 07:39:33 +08:00
force-vect-msg.ll
…
gather-scatter-cost.ll
[VPlan] Skip cost verification for loops with EVL gather/scatter.
2025-11-29 22:00:30 +00:00
illegal-type.ll
…
induction-costs.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
inloop-reduction.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
interleaved-accesses-zve32x.ll
…
interleaved-accesses.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
interleaved-cost.ll
…
interleaved-masked-access.ll
Reland [VPlan] Expand WidenInt inductions with nuw/nsw (#168354)
2025-11-17 13:44:25 +00:00
interleaved-store-with-gap.ll
Reland [VPlan] Expand WidenInt inductions with nuw/nsw (#168354)
2025-11-17 13:44:25 +00:00
lit.local.cfg
…
lmul.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
low-trip-count.ll
[VPlan] Simplify ExplicitVectorLength(%AVL) -> %AVL when AVL <= VF (#167647)
2025-11-13 13:17:01 +00:00
mask-index-type.ll
Reland [VPlan] Expand WidenInt inductions with nuw/nsw (#168354)
2025-11-17 13:44:25 +00:00
masked_gather_scatter.ll
Reland [VPlan] Expand WidenInt inductions with nuw/nsw (#168354)
2025-11-17 13:44:25 +00:00
only-compute-cost-for-vplan-vfs.ll
…
ordered-reduction.ll
…
partial-reduce-dot-product.ll
[VPlan] Use DL index type consistently for GEPs (#169396)
2025-11-26 12:25:55 +00:00
pointer-induction.ll
[VPlan] Handle scalar VPWidenPointerInd in convertToConcreteRecipes. (#169338)
2025-11-27 21:52:15 +00:00
pr87378-vpinstruction-or-drop-poison-generating-flags.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
pr88802.ll
[VPlan] Skip uses-scalars restriction if one of ops needs broadcast. (#168246)
2025-11-28 10:26:27 +00:00
pr154103.ll
…
predicated-costs.ll
[VPlan] Use BlockFrequencyInfo in getPredBlockCostDivisor (#158690)
2025-12-08 14:28:26 +00:00
preserve-dbg-loc.ll
…
reductions.ll
[VPlan] Use DL index type consistently for GEPs (#169396)
2025-11-26 12:25:55 +00:00
reg-usage-bf16.ll
[VPlan] Always consider register pressure on RISC-V (#156951)
2025-09-12 06:21:54 +00:00
reg-usage-f16.ll
[VPlan] Always consider register pressure on RISC-V (#156951)
2025-09-12 06:21:54 +00:00
reg-usage-maxbandwidth.ll
…
reg-usage-prune-vf.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
reg-usage.ll
[VPlan] Always consider register pressure on RISC-V (#156951)
2025-09-12 06:21:54 +00:00
remark-reductions.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
riscv-interleaved.ll
…
riscv-unroll.ll
…
riscv-vector-reverse.ll
[VPlan] Extract reverse operation for reverse accesses (#146525)
2025-12-18 14:57:48 +00:00
safe-dep-distance.ll
Reland [VPlan] Expand WidenInt inductions with nuw/nsw (#168354)
2025-11-17 13:44:25 +00:00
scalable-basics.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
scalable-tailfold.ll
[VPlan] Optimize LastActiveLane to EVL - 1 (#169766)
2025-11-27 17:03:08 +08:00
scalable-vf-hint.ll
…
select-cmp-reduction.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
select-invariant-cond-cost.ll
…
short-trip-count.ll
…
strided-accesses.ll
[VPlan] Directly unroll VectorPointerRecipe (#168886)
2025-12-15 10:54:06 +00:00
tail-folding-bin-unary-ops-args.ll
[LV][EVL] Remove metadata on EVL vectorized loops (#155760)
2025-09-23 07:39:33 +08:00
tail-folding-call-intrinsics.ll
[LV][EVL] Remove metadata on EVL vectorized loops (#155760)
2025-09-23 07:39:33 +08:00
tail-folding-cast-intrinsics.ll
Reland [VPlan] Expand WidenInt inductions with nuw/nsw (#168354)
2025-11-17 13:44:25 +00:00
tail-folding-cond-reduction.ll
[VPlan] Drop poison-generating flags on induction trunc (#168922)
2025-11-21 08:14:46 +00:00
tail-folding-cost.ll
…
tail-folding-div.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
tail-folding-fixed-order-recurrence.ll
[VPlan] Optimize LastActiveLane to EVL - 1 (#169766)
2025-11-27 17:03:08 +08:00
tail-folding-gather-scatter.ll
…
tail-folding-inloop-reduction.ll
[VPlan] Use DL index type consistently for GEPs (#169396)
2025-11-26 12:25:55 +00:00
tail-folding-interleave.ll
Reland [VPlan] Expand WidenInt inductions with nuw/nsw (#168354)
2025-11-17 13:44:25 +00:00
tail-folding-intermediate-store.ll
[LV][EVL] Remove metadata on EVL vectorized loops (#155760)
2025-09-23 07:39:33 +08:00
tail-folding-iv32.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
tail-folding-known-no-overflow.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
tail-folding-masked-loadstore.ll
[IR] Replace alignment argument with attribute on masked intrinsics (#163802)
2025-10-20 08:50:09 +00:00
tail-folding-no-masking.ll
…
tail-folding-ordered-reduction.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
tail-folding-reduction-cost.ll
…
tail-folding-reduction.ll
[VPlan] Use DL index type consistently for GEPs (#169396)
2025-11-26 12:25:55 +00:00
tail-folding-reverse-load-store.ll
[VPlan] Extract reverse operation for reverse accesses (#146525)
2025-12-18 14:57:48 +00:00
tail-folding-safe-dep-distance.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
tail-folding-uniform-store.ll
[VPlan] Extract reverse operation for reverse accesses (#146525)
2025-12-18 14:57:48 +00:00
transform-narrow-interleave-to-widen-memory.ll
[VPlan] Plumb scalable register size through narrowInterleaveGroups (#167505)
2025-11-12 11:14:53 +00:00
truncate-to-minimal-bitwidth-cost.ll
[LV] Check for TruncInsts in canTruncateToMinimalBitwidth.
2025-10-20 22:31:16 +01:00
truncate-to-minimal-bitwidth-evl-crash.ll
[VPlan] Set flags when constructing truncs using VPWidenCastRecipe.
2025-10-12 14:01:12 +01:00
type-info-cache-evl-crash.ll
[LV][EVL] Remove metadata on EVL vectorized loops (#155760)
2025-09-23 07:39:33 +08:00
uniform-load-store.ll
[VPlan] Optimize LastActiveLane to EVL - 1 (#169766)
2025-11-27 17:03:08 +08:00
unroll-in-loop-vectorizer.ll
…
veclib-function-calls.ll
[IR] Mark vector intrinsics speculatable (#162334)
2025-10-09 09:41:59 +01:00
vector-loop-backedge-elimination-with-evl.ll
[VPlan] Simplify ExplicitVectorLength(%AVL) -> %AVL when AVL <= VF (#167647)
2025-11-13 13:17:01 +00:00
vectorize-vp-intrinsics.ll
[VPlan] Remove original loop blocks if dead. (#155497)
2025-10-01 16:53:59 +00:00
vf-will-not-generate-any-vector-insts.ll
[VPlan] Hoist loads with invariant addresses using noalias metadata. (#166247)
2025-11-18 09:35:48 +00:00
vplan-riscv-vector-reverse.ll
[VPlan] Extract reverse operation for reverse accesses (#146525)
2025-12-18 14:57:48 +00:00
vplan-vp-intrinsics-fixed-order-recurrence.ll
[VPlan] Include flags in VectorPointerRecipe::printRecipe (#169466)
2025-11-25 10:26:51 +00:00
vplan-vp-intrinsics-reduction.ll
[VPlan] Include flags in VectorPointerRecipe::printRecipe (#169466)
2025-11-25 10:26:51 +00:00
vplan-vp-intrinsics.ll
[VPlan] Include flags in VectorPointerRecipe::printRecipe (#169466)
2025-11-25 10:26:51 +00:00
zvl32b.ll
…