Matt Arsenault fb51d508ee AMDGPU/GlobalISel: Select general case for G_PTRMASK

2020-06-14 13:12:29 -04:00

..

AArch64

Fix FastISel dropping srcloc metadata from InlineAsm

2020-06-13 16:52:37 +01:00

AMDGPU

AMDGPU/GlobalISel: Select general case for G_PTRMASK

2020-06-14 13:12:29 -04:00

ARC

…

ARM

[DAGCombine] Generalize the case (add (or x, c1), c2) -> (add x, (c1 + c2))

2020-06-12 13:53:08 -04:00

AVR

[AVR][test] Remove test for naked function containing a return.

2020-06-09 09:06:47 +01:00

BPF

[BPF] fix incorrect type in BPFISelDAGToDAG readonly load optimization

2020-06-11 19:31:06 -07:00

Generic

[Tests] Migrate a number of tests to gc-live bundle representation

2020-06-05 16:44:04 -07:00

Hexagon

Simplify MachineVerifier's block-successor verification.

2020-06-06 22:30:51 -04:00

Inputs

…

Lanai

…

Mips

[DAGCombine] Generalize the case (add (or x, c1), c2) -> (add x, (c1 + c2))

2020-06-12 13:53:08 -04:00

MIR

[MachineVerifier] Verify that a DBG_VALUE has a debug location

2020-05-28 13:53:40 -07:00

MSP430

…

NVPTX

[llvm] Fix missing FileCheck directive colons

2020-04-06 09:59:08 -06:00

PowerPC

[PowerPC] Support constrained rounding operations

2020-06-14 23:43:31 +08:00

RISCV

[DAGCombine] Generalize the case (add (or x, c1), c2) -> (add x, (c1 + c2))

2020-06-12 13:53:08 -04:00

SPARC

[SPARC] Lower fp16 ops to libcalls

2020-06-10 19:15:26 -07:00

SystemZ

[CostModel] Unify Shuffle and InsertElement Costs

2020-06-10 09:13:34 +01:00

Thumb

[ARM] Don't shrink STM if it would cause an unknown base register store

2020-04-22 14:50:42 +01:00

Thumb2

[ARM] Add some MVE vecreduce tests. NFC

2020-06-09 12:07:19 +01:00

VE

[VE] Support lowering to NND instruction

2020-06-09 10:18:14 +02:00

WebAssembly

[WebAssembly] Make BR_TABLE non-duplicable

2020-06-11 15:11:45 -07:00

WinCFGuard

…

WinEH

…

X86

[X86][SSE] Add tests for missing BITOP(MOVMSK(X),MOVMSK(Y)) -> MOVMSK(BITOP(X,Y)) fold

2020-06-14 17:10:03 +01:00

XCore

…