shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Simon Pilgrim fd2de54920 [X86] Canonicalize vXi64 SIGN_EXTEND_INREG vXi1 to use v2Xi32 splatted shifts instead 
If somehow a vXi64 bool sign_extend_inreg pattern has been lowered to vector shifts (without PSRAQ support), then try to canonicalize to vXi32 shifts to improve likelihood of value tracking being able to fold them away.

Using a PSLLQ and bitcasted PSRAD node make it very difficult for later fold to recover from this.
2023-07-17 10:18:03 +01:00
..
AArch64
[SVE][CodeGen] Improve codegen for some zero-extends of masked loads
2023-07-17 08:19:27 +00:00
AMDGPU
[GlobalISel] Fix infinite loop in reassociation combine
2023-07-16 14:15:24 +01:00
ARC
…
ARM
[ARM] Adjust strd/ldrd codegen alignment requirements
2023-07-14 12:54:18 -07:00
AVR
[AVR] Optimize 8-bit rotation when rotation bits == 3
2023-06-11 08:41:47 +08:00
BPF
[llvm] Remove explicit -opaque-pointers flag from tests (NFC)
2023-07-12 14:35:55 +02:00
CSKY
[CSKY] Optimize conditional select with CLRT/CLRF
2023-07-04 15:22:18 +08:00
DirectX
…
Generic
Reland "[DebugMetadata][DwarfDebug] Fix DWARF emisson of function-local imported entities (3/7)"
2023-06-16 00:49:59 +02:00
Hexagon
[llvm] Remove explicit -opaque-pointers flag from tests (NFC)
2023-07-12 14:35:55 +02:00
Inputs
[IR] Make stack protector symbol dso_local according to -f[no-]direct-access-external-data
2023-05-23 09:49:57 -07:00
Lanai
[InstCombine][CGP] Move swapMayExposeCSEOpportunities() fold
2023-06-15 14:17:58 +02:00
LoongArch
[XRay] Add initial support for loongarch64
2023-07-14 09:27:13 +08:00
M68k
[M68k][MC] Add support for 32 bit register-register multiply/divide
2023-06-29 21:39:41 -07:00
Mips
[Mips] Set setMaxAtomicSizeInBitsSupported
2023-07-15 17:29:25 -04:00
MIR
Revert "[CodeGen] Store SP adjustment in MachineBasicBlock. NFCI."
2023-07-13 14:25:39 +01:00
MLRegalloc
…
MSP430
…
NVPTX
Fix shr/and pair replace with bfe
2023-07-11 14:43:35 +01:00
PowerPC
Use empty symbol name for XCOFF text csect
2023-07-15 16:13:48 -04:00
RISCV
[RISCV] Add VL nodes and VP patterns for unary zvbb instructions
2023-07-17 09:17:58 +01:00
SPARC
[NFC] Autogenerate CodeGen/SPARC/LeonInsertNOPLoadPassUT.ll
2023-06-15 13:24:39 +00:00
SPIRV
…
SystemZ
[NFC] Autogenerate CodeGen/SystemZ/int-{uadd,sub}-0*.ll
2023-07-05 20:14:43 +00:00
Thumb
[ARM] make execute only long call test checks more robust
2023-07-04 10:51:48 +01:00
Thumb2
[ARM] Adjust strd/ldrd codegen alignment requirements
2023-07-14 12:54:18 -07:00
VE
[SelectionDAG] Improve expansion of wide min/max
2023-06-26 10:45:41 -07:00
WebAssembly
[MachineLICM] Handle Subloops
2023-07-12 16:32:14 +01:00
WinCFGuard
…
WinEH
…
X86
[X86] Canonicalize vXi64 SIGN_EXTEND_INREG vXi1 to use v2Xi32 splatted shifts instead
2023-07-17 10:18:03 +01:00
XCore
…