8 lines
86 B
Systemverilog
Raw Normal View History

2024-09-26 10:28:41 -04:00
module top
(
input wire clk,
input wire start,
output wire [7:0] data
);
endmodule