8 lines
86 B
Systemverilog
8 lines
86 B
Systemverilog
|
module top
|
||
|
|
(
|
||
|
|
input wire clk,
|
||
|
|
input wire start,
|
||
|
|
output wire [7:0] data
|
||
|
|
);
|
||
|
|
|
||
|
|
endmodule
|