29 lines
473 B
Systemverilog
29 lines
473 B
Systemverilog
module top
|
|
(
|
|
input wire clk,
|
|
output wire led_r,
|
|
output wire led_g,
|
|
output wire led_b,
|
|
output wire [7:0] data
|
|
);
|
|
|
|
localparam N = 25;
|
|
localparam PIXEL_COUNT = 640 * 480;
|
|
|
|
reg [N:0] counter;
|
|
|
|
always_ff @(posedge clk) begin
|
|
if (counter < PIXEL_COUNT) begin
|
|
counter <= counter + 1;
|
|
end else begin
|
|
counter <= counter + 1;
|
|
end
|
|
end
|
|
|
|
assign led_r = 1'b1;
|
|
assign led_g = counter[N];
|
|
assign led_b = 1'b1;
|
|
|
|
assign data = counter[7:0];
|
|
|
|
endmodule |