Christophe Riccio
|
fd4ada5843
|
Support aligned *vec* even when SIMD isn't enabled
|
2016-06-02 00:33:55 +02:00 |
|
Christophe Riccio
|
41984e42ab
|
Added GTC_type_aligned with aligned *vec* types
|
2016-06-01 00:43:35 +02:00 |
|
Christophe Riccio
|
688756b3e2
|
SIMD matrix functions optimizations
|
2016-05-30 18:01:06 +02:00 |
|
Christophe Riccio
|
52f8ecd973
|
Added AVX optimizations and equal tests
|
2016-05-30 14:23:58 +02:00 |
|
Christophe Riccio
|
9ed2a9601b
|
Adde vec4 swizzle operators SIMD optimizations
|
2016-05-30 02:00:32 +02:00 |
|
Christophe Riccio
|
b9199a2c1a
|
Refactoring of swizzle operators, preparing for vec4 swizzle SIMD optimizations
|
2016-05-30 01:39:16 +02:00 |
|
Christophe Riccio
|
28cb770d14
|
SIMD common functions optimizations
|
2016-05-29 19:14:39 +02:00 |
|
Christophe Riccio
|
42d86b8955
|
Fixed exponential low level API
|
2016-05-29 03:14:19 +02:00 |
|
Christophe Riccio
|
20cf68679c
|
SIMD sqrt optimizations including lowp
|
2016-05-29 02:57:53 +02:00 |
|
Christophe Riccio
|
7fe2f5fe65
|
Renamed instruction set flags
|
2016-05-28 19:26:59 +02:00 |
|
Christophe Riccio
|
d33e3df02a
|
Fixed SIMD code path selection
|
2016-05-28 18:24:39 +02:00 |
|
Christophe Riccio
|
ab159770b3
|
mad optimizations, fixed build
|
2016-05-28 17:12:48 +02:00 |
|
Christophe Riccio
|
fdec412ff7
|
Added FMA SIMD optimization
|
2016-05-28 12:31:43 +02:00 |
|
Christophe Riccio
|
a9fefc7300
|
Added vec4 SIMD contructor specialization
|
2016-05-28 01:33:29 +02:00 |
|
Christophe Riccio
|
f577611328
|
Added bitwise inverse SIMD optimization. Factorized bitwise optimization code
|
2016-05-27 23:03:38 +02:00 |
|
Christophe Riccio
|
4797ea9540
|
Added specialized SSE2 and AVX bool mix
|
2016-05-26 02:47:43 +02:00 |
|
Christophe Riccio
|
72c741d8ea
|
Fixed sign with signed integer function on non-x86 architecture
|
2016-05-24 13:29:18 +02:00 |
|
Christophe Riccio
|
757fe39587
|
Removed simd precision qualifier. All precision qualifiers may generate SIMD instructions, precision may affect the generated instructions accordingly
|
2016-05-22 17:12:32 +02:00 |
|
Christophe Riccio
|
93612791cd
|
Removed Apple specific check for LLVM versions
|
2016-05-04 18:46:59 +02:00 |
|
Christophe Riccio
|
affd5f3ba0
|
Fixed CUDA compiler error in type_vec4.inl #504
|
2016-05-04 16:35:57 +02:00 |
|
Christophe Riccio
|
1f71f6fb3a
|
Improved SIMD and swizzle operators interactions with GCC and Clang, Added raw SIMD API.
|
2016-05-03 23:57:41 +02:00 |
|
Christophe Riccio
|
1becd76c5f
|
Fixed build
|
2016-05-01 12:39:16 +02:00 |
|
Christophe Riccio
|
96963f88cc
|
Single file for simd specialization
|
2016-05-01 05:00:13 +02:00 |
|
Christophe Riccio
|
5f05a5e953
|
Clean up inverse SSE code
|
2016-05-01 03:42:47 +02:00 |
|
Christophe Riccio
|
be8d6c9ccc
|
Fixed test
|
2016-05-01 01:40:06 +02:00 |
|
Christophe Riccio
|
fa6f5cdcbb
|
Fixed warning
|
2016-05-01 01:35:54 +02:00 |
|
Christophe Riccio
|
2f9fc55d88
|
More experiments to improve SIMD support
|
2016-05-01 01:12:22 +02:00 |
|
Christophe Riccio
|
23ab8137f9
|
Fixed GTX_type_trait linking
|
2016-04-30 01:59:46 +02:00 |
|
Christophe Riccio
|
01fa13380d
|
Merge branch 'master' of https://github.com/regnirpsj/glm into type_trait
|
2016-04-29 23:29:09 +02:00 |
|
Christophe Riccio
|
b3cae39ea6
|
Merge 0.9.7
|
2016-04-29 17:37:27 +02:00 |
|
jan p springer
|
e54f0cc5cd
|
Merge remote-tracking branch 'upstream/master'
|
2016-04-05 23:48:48 +01:00 |
|
Christophe Riccio
|
66b714c418
|
Finishing up removing GLM_FORCE_SIZE_FUNC define and passing by copy scalars
|
2016-03-23 02:01:16 +05:30 |
|
jan p springer
|
25d6c8e341
|
update: date stamps + GLM_META_PROG_HELPERS pre-requiste
|
2016-03-14 16:37:30 +00:00 |
|
jan p springer
|
ca7a4ed4fe
|
Merge remote-tracking branch 'upstream/master'
|
2016-03-14 12:35:35 +00:00 |
|
Christophe Riccio
|
07689bcc4d
|
Fixed build, updated manual for 0.9.8
|
2016-03-13 13:17:51 +01:00 |
|
Christophe Riccio
|
234d7d4ba9
|
Simplify code removing GLM_FORCE_SIZE_FUNC, GLM_META_PROG_HELPERS, GLM_STATIC_CONST_MEMBERS and 'type' type trait. Added experiments for GTX_type_trait
|
2016-03-13 12:56:26 +01:00 |
|
Christophe Riccio
|
86c58b8b8b
|
Added iround and uround to GTC_integer, fast round on positive values
|
2016-03-10 21:53:08 +01:00 |
|
Christophe Riccio
|
52d05aee76
|
Fixed build
|
2016-03-10 21:24:37 +01:00 |
|
Christophe Riccio
|
c853df1638
|
Added uround to GTC_integer, fast round on positive values
|
2016-03-10 21:17:46 +01:00 |
|
Angelica Wrangler
|
72a8ba473d
|
Merge pull request #475 from MrApplejuice/master
Fixed: outerProduct defintions and operator signatures for mat2x4 and vec4 #475
|
2016-03-05 23:18:21 +01:00 |
|
Christophe Riccio
|
5fad3f437d
|
Added more tests for ceilMultiple
|
2016-03-02 21:44:59 +01:00 |
|
Christophe Riccio
|
57316860a1
|
Fixed ceilMultiple test
|
2016-03-02 21:42:13 +01:00 |
|
Christophe Riccio
|
c6aa981e2a
|
Added ceilMultiple test with integers
|
2016-03-02 21:32:44 +01:00 |
|
Joonas Sarajärvi
|
f0acbbd4ac
|
setup: detect GCC 6.0
|
2016-02-04 19:42:25 +02:00 |
|
Paul Konstantin Gerke
|
fb309e0eff
|
Fixed: outerProduct was defined incorrectly for unmatched vecX types. E.g. outerProduct(vec2, vec4) did not succeed because the matrix return types were wrong. The computing function seemed fine. I used https://en.wikipedia.org/wiki/Outer_product as reference on what the number of columns/rows ''should'' be and fixed it so that it matches the description from wikipedia
Added: tests for outerProduct with unmatched vector dimensions (actually testing all combinations now)
|
2016-01-24 21:14:25 +01:00 |
|
Christophe R
|
8d4d9d1877
|
Merge pull request #466 from humbletim/master
Fixed ldexp compilation error #466
|
2016-01-01 14:34:04 +01:00 |
|
Christophe Riccio
|
e9febd9ee7
|
Fixed log from GTX_lob_base build error with tests #470, #471
|
2016-01-01 14:30:14 +01:00 |
|
Christophe Riccio
|
d269a92c2d
|
Merge branch 'master' of https://github.com/g-truc/glm
|
2015-12-24 09:56:00 +01:00 |
|
humbletim
|
ac7ae32856
|
remove extraneous test block
|
2015-12-19 19:30:00 -05:00 |
|
humbletim
|
8c55a64fdd
|
Fixed ldexp compilation error
|
2015-12-19 19:22:33 -05:00 |
|