shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity

[RISCV] Check EnsureWholeVectorRegisterMoveValidVTYPE in RISCVInsertVSETVLI::transferBefore. (#190022)

Browse Source 
Fixes #189786
This commit is contained in:
Craig Topper 2026-04-01 23:14:38 -07:00 committed by GitHub
parent 2118499a89
commit 68cbcf7ec2
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
2 changed files with 29 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
View File

@ -314,7 +314,8 @@ static VSETVLIInfo adjustIncoming(const VSETVLIInfo &PrevInfo,
// legal for MI, but may not be the state requested by MI.
void RISCVInsertVSETVLI::transferBefore(VSETVLIInfo &Info,
const MachineInstr &MI) const {
if (RISCV::isVectorCopy(ST->getRegisterInfo(), MI) &&
if (EnsureWholeVectorRegisterMoveValidVTYPE &&
RISCV::isVectorCopy(ST->getRegisterInfo(), MI) &&
(Info.isUnknown() || !Info.isValid() || Info.hasSEWLMULRatioOnly())) {
// Use an arbitrary but valid AVL and VTYPE so vill will be cleared. It may
// be coalesced into another vsetvli since we won't demand any fields.

27
llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-whole-reg-move.ll Normal file
View File

@ -0,0 +1,27 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 6
; RUN: llc < %s -mtriple=riscv64 -mattr=+v | FileCheck %s --check-prefix=ENABLE
; RUN: llc < %s -mtriple=riscv64 -mattr=+v -riscv-insert-vsetvli-whole-vector-register-move-valid-vtype=false | FileCheck %s --check-prefix=DISABLE
define <vscale x 8 x i8> @foo(<vscale x 8 x i8> %0, <vscale x 8 x i8> %1, <vscale x 8 x i8> %2) nounwind {
; ENABLE-LABEL: foo:
; ENABLE: # %bb.0: # %entry
; ENABLE-NEXT: vsetivli zero, 1, e8, m1, ta, ma
; ENABLE-NEXT: vmv1r.v v8, v9
; ENABLE-NEXT: vmadd.vv v8, v9, v9
; ENABLE-NEXT: ret
;
; DISABLE-LABEL: foo:
; DISABLE: # %bb.0: # %entry
; DISABLE-NEXT: vmv1r.v v8, v9
; DISABLE-NEXT: vsetivli zero, 1, e8, m1, ta, ma
; DISABLE-NEXT: vmadd.vv v8, v9, v9
; DISABLE-NEXT: ret
entry:
%a = call <vscale x 8 x i8> @llvm.riscv.vmadd.nxv8i8.nxv8i8(
<vscale x 8 x i8> %1,
<vscale x 8 x i8> %1,
<vscale x 8 x i8> %1,
i64 1, i64 1)
ret <vscale x 8 x i8> %a
}