8e901c255d
We can decide whether to expand isel or not in instruction selection pass and early-if-conversion pass. The transformation implemented in PPCExpandISel can be retired considering PPC backend doesn't generate `isel` instructions post-RA. Also if we are seeking performant branch-or-isel decision, we can turn to selectoptimize pass. --------- Co-authored-by: Kai Luo <lkail@cn.ibm.com>
90 lines
2.4 KiB
LLVM
90 lines
2.4 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
|
|
; RUN: llc -verify-machineinstrs -mcpu=pwr7 < %s | FileCheck %s
|
|
; RUN: llc -verify-machineinstrs -mcpu=pwr7 -mattr=-isel < %s | FileCheck --check-prefix=CHECK-NO-ISEL %s
|
|
target datalayout = "E-m:e-i64:64-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define signext i32 @foo(i32 signext %a, i32 signext %b) #0 {
|
|
; CHECK-LABEL: foo:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: cmpw 3, 4
|
|
; CHECK-NEXT: li 3, 0
|
|
; CHECK-NEXT: li 4, 16
|
|
; CHECK-NEXT: isellt 3, 4, 3
|
|
; CHECK-NEXT: blr
|
|
;
|
|
; CHECK-NO-ISEL-LABEL: foo:
|
|
; CHECK-NO-ISEL: # %bb.0: # %entry
|
|
; CHECK-NO-ISEL-NEXT: cmpw 3, 4
|
|
; CHECK-NO-ISEL-NEXT: li 3, 16
|
|
; CHECK-NO-ISEL-NEXT: bclr 12, 0, 0
|
|
; CHECK-NO-ISEL-NEXT: # %bb.1: # %entry
|
|
; CHECK-NO-ISEL-NEXT: li 3, 0
|
|
; CHECK-NO-ISEL-NEXT: blr
|
|
entry:
|
|
%cmp = icmp slt i32 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
%shl = shl nuw nsw i32 %conv, 4
|
|
ret i32 %shl
|
|
|
|
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define signext i32 @foo2(i32 signext %a, i32 signext %b) #0 {
|
|
; CHECK-LABEL: foo2:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: cmpw 3, 4
|
|
; CHECK-NEXT: li 3, 5
|
|
; CHECK-NEXT: li 4, 21
|
|
; CHECK-NEXT: isellt 3, 4, 3
|
|
; CHECK-NEXT: blr
|
|
;
|
|
; CHECK-NO-ISEL-LABEL: foo2:
|
|
; CHECK-NO-ISEL: # %bb.0: # %entry
|
|
; CHECK-NO-ISEL-NEXT: cmpw 3, 4
|
|
; CHECK-NO-ISEL-NEXT: li 3, 21
|
|
; CHECK-NO-ISEL-NEXT: bclr 12, 0, 0
|
|
; CHECK-NO-ISEL-NEXT: # %bb.1: # %entry
|
|
; CHECK-NO-ISEL-NEXT: li 3, 5
|
|
; CHECK-NO-ISEL-NEXT: blr
|
|
entry:
|
|
%cmp = icmp slt i32 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
%shl = shl nuw nsw i32 %conv, 4
|
|
%add1 = or i32 %shl, 5
|
|
ret i32 %add1
|
|
|
|
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define signext i32 @foo3(i32 signext %a, i32 signext %b) #0 {
|
|
; CHECK-LABEL: foo3:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: cmpw 3, 4
|
|
; CHECK-NEXT: li 3, 16
|
|
; CHECK-NEXT: iselgt 3, 0, 3
|
|
; CHECK-NEXT: blr
|
|
;
|
|
; CHECK-NO-ISEL-LABEL: foo3:
|
|
; CHECK-NO-ISEL: # %bb.0: # %entry
|
|
; CHECK-NO-ISEL-NEXT: cmpw 3, 4
|
|
; CHECK-NO-ISEL-NEXT: li 3, 0
|
|
; CHECK-NO-ISEL-NEXT: bclr 12, 1, 0
|
|
; CHECK-NO-ISEL-NEXT: # %bb.1: # %entry
|
|
; CHECK-NO-ISEL-NEXT: li 3, 16
|
|
; CHECK-NO-ISEL-NEXT: blr
|
|
entry:
|
|
%cmp = icmp sle i32 %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
%shl = shl nuw nsw i32 %conv, 4
|
|
ret i32 %shl
|
|
|
|
|
|
}
|
|
|
|
attributes #0 = { nounwind readnone }
|
|
|