Simon Pilgrim 2a79ef66eb

[AMDGPU] canCreateUndefOrPoisonForTargetNode - BFE_I32/U32 can't create poison/undef (#154932) ...

Add AMDGPUTargetLowering::canCreateUndefOrPoisonForTargetNode handler
and tag BFE_I32/U32 nodes as they can only propagate poison, not create
poison/undef.

Fighting some of the remaining regressions in #152107

2025-08-22 12:14:45 +00:00

..

AArch64

[DAGCombiner] Remove most UnsafeFPMath references (#146295)

2025-08-22 15:27:25 +08:00

AMDGPU

[AMDGPU] canCreateUndefOrPoisonForTargetNode - BFE_I32/U32 can't create poison/undef (#154932)

2025-08-22 12:14:45 +00:00

ARC

…

ARM

[DAGCombiner] Remove most UnsafeFPMath references (#146295)

2025-08-22 15:27:25 +08:00

AVR

[Test] Add and update tests for lrint/llrint (NFC) (#152662)

2025-08-12 09:56:51 +09:00

BPF

[IR] Remove size argument from lifetime intrinsics (#150248)

2025-08-08 11:09:34 +02:00

CSKY

…

DirectX

[DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (#151071)

2025-08-15 10:45:34 -07:00

Generic

[NVPTX] Allow more argument integer types, such as i256 and i96 (#154824)

2025-08-21 13:54:38 -07:00

Hexagon

[MIR] Remove std::variant from multiple save/restore point handling [nfc] (#153226)

2025-08-12 11:23:05 -07:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] Pre-commit tests for vecreduce_and/or/... (#154879)

2025-08-22 17:52:43 +08:00

M68k

[M68k] Fix reverse BTST condition causing opposite failure/success logic (#153086)

2025-08-20 13:45:01 -07:00

Mips

[NVPTX] Legalize aext-load to zext-load to expose more DAG combines (#154251)

2025-08-21 15:33:23 -07:00

MIR

[MIR] Remove std::variant from multiple save/restore point handling [nfc] (#153226)

2025-08-12 11:23:05 -07:00

MLRegAlloc

…

MSP430

[Test] Add and update tests for lrint/llrint (NFC) (#152662)

2025-08-12 09:56:51 +09:00

NVPTX

[DAGCombiner] Remove most UnsafeFPMath references (#146295)

2025-08-22 15:27:25 +08:00

PowerPC

[PowerPC] fix bug affecting float to int32 conversion on LE PowerPC (#150194)

2025-08-20 12:37:14 +02:00

RISCV

[RISCV] Optimize the spill/reload of segment registers (#153184)

2025-08-21 16:38:53 +08:00

SPARC

[SPARC] Change half to use soft promotion rather than PromoteFloat (#152727)

2025-08-18 20:56:24 +02:00

SPIRV

[SPIR-V] fix return type for OpAtomicCompareExchange (#154297)

2025-08-20 13:19:45 +01:00

SystemZ

[SystemZ] Allow forming overflow op for i128 (#153557)

2025-08-14 16:15:22 +02:00

Thumb

[ARM] Have custom lowering for ucmp and scmp (#149315)

2025-08-08 06:51:18 +01:00

Thumb2

[RegAllocFast] Don't align stack slots if the stack can't be realigned (#153682)

2025-08-19 08:17:26 -07:00

VE

[MIR] Remove std::variant from multiple save/restore point handling [nfc] (#153226)

2025-08-12 11:23:05 -07:00

WebAssembly

[WebAssembly] Reapply #149461 with correct CondCode in combine of SETCC (#153703)

2025-08-15 12:06:47 -07:00

WinCFGuard

…

WinEH

Fix Windows EH IP2State tables (remove +1 bias) (#144745)

2025-07-22 09:18:13 -07:00

X86

[SelectionDAG] Remove UnsafeFPMath in visitFP_ROUND (#154768)

2025-08-22 19:46:33 +08:00

XCore

XCore: Fix broken check lines in test

2025-08-04 08:40:48 +09:00

Xtensa

[Xtensa] Add esp32/esp8266 cpus implementation. (#152409)

2025-08-12 15:17:36 +03:00