b1017a4b84
This is to fix an assertion failure with PeepholePPC64. The load/store offset can be negative. A reduced case from one of our failures is added as well.
35 lines
1.2 KiB
LLVM
35 lines
1.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
|
|
; RUN: llc -verify-machineinstrs < %s -mcpu=ppc -mtriple powerpc-ibm-aix-xcoff \
|
|
; RUN: -ppc-asm-full-reg-names | FileCheck %s
|
|
|
|
%_type = type <{ [90112 x i8] }>
|
|
|
|
@g = external global %_type
|
|
|
|
define void @foo(ptr %p) {
|
|
; CHECK-LABEL: foo:
|
|
; CHECK: stfd f31, 0(r31)
|
|
; CHECK-NEXT: lwz r3, -32(r30)
|
|
; CHECK-NEXT: lwz r4, -28(r30)
|
|
; CHECK-NEXT: cmplwi r3, 0
|
|
; CHECK-NEXT: cmpwi cr1, r3, 0
|
|
; CHECK-NEXT: crandc 4*cr5+lt, 4*cr1+gt, eq
|
|
; CHECK-NEXT: cmpwi cr1, r4, 0
|
|
entry:
|
|
%0 = load double, ptr getelementptr inbounds nuw (i8, ptr @g, i32 83272), align 8
|
|
%1 = call i32 @bar(ptr getelementptr inbounds nuw (i8, ptr @g, i32 83272))
|
|
%2 = call i32 @bar(ptr getelementptr inbounds nuw (i8, ptr @g, i32 83240))
|
|
store double %0, ptr %p, align 8
|
|
%3 = load i64, ptr getelementptr inbounds nuw (i8, ptr @g, i32 83240), align 8
|
|
%4 = icmp slt i64 %3, 1
|
|
br i1 %4, label %then, label %else
|
|
|
|
then: ; preds = %entry
|
|
ret void
|
|
|
|
else: ; preds = %entry
|
|
ret void
|
|
}
|
|
|
|
declare signext i32 @bar(ptr)
|