7b0c41841e
We don't have very many compressible FP instructions, just load and store. These instruction require the FP register to be f8-f15. This patch changes the FP allocation order to prioritize f10-f15 first. These are also the FP argument registers. So I allocated them in reverse order starting at f15 to avoid taking the first argument registers. This appears to match gcc allocation order. Reviewed By: asb Differential Revision: https://reviews.llvm.org/D146488
25 lines
813 B
LLVM
25 lines
813 B
LLVM
; RUN: llc -mtriple=riscv32 < %s 2>&1 \
|
|
; RUN: | FileCheck -check-prefix=DEFAULT %s
|
|
; RUN: llc -mtriple=riscv32 -target-abi ilp32 < %s 2>&1 \
|
|
; RUN: | FileCheck -check-prefix=RV32IF-ILP32 %s
|
|
; RUN: not --crash llc -mtriple=riscv32 -target-abi ilp32f < %s 2>&1 \
|
|
; RUN: | FileCheck -check-prefix=RV32IF-ILP32F %s
|
|
; RUN: llc -mtriple=riscv32 -filetype=obj < %s | llvm-readelf -h - | FileCheck -check-prefixes=FLAGS %s
|
|
|
|
; RV32IF-ILP32F: -target-abi option != target-abi module flag
|
|
|
|
; FLAGS: Flags: 0x0
|
|
|
|
define float @foo(i32 %a) nounwind #0 {
|
|
; DEFAULT: # %bb.0:
|
|
; DEFAULT: fmv.x.w a0, fa5
|
|
; RV32IF-ILP32: # %bb.0:
|
|
; RV32IF-ILP32: fmv.x.w a0, fa5
|
|
%conv = sitofp i32 %a to float
|
|
ret float %conv
|
|
}
|
|
|
|
attributes #0 = { "target-features"="+f"}
|
|
!llvm.module.flags = !{!0}
|
|
!0 = !{i32 1, !"target-abi", !"ilp32"}
|