shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/lib/Target/AMDGPU
History
Stanislav Mekhanoshin 6e722bbe30
[AMDGPU] Support byte_sel modifier on v_cvt_sr_fp8_f32 and v_cvt_sr_bf8_f32 (#90244)
2024-04-26 13:02:57 -07:00
..
AsmParser
[AMDGPU] Support byte_sel modifier on v_cvt_sr_fp8_f32 and v_cvt_sr_bf8_f32 (#90244)
2024-04-26 13:02:57 -07:00
Disassembler
[AMDGPU] Support byte_sel modifier on v_cvt_sr_fp8_f32 and v_cvt_sr_bf8_f32 (#90244)
2024-04-26 13:02:57 -07:00
MCA
[AMDGPU][SIInsertWaitcnts] Do not add s_waitcnt when the counters are known to be 0 already (#72830)
2023-12-15 12:33:32 +01:00
MCTargetDesc
[AMDGPU] Support byte_sel modifier on v_cvt_sr_fp8_f32 and v_cvt_sr_bf8_f32 (#90244)
2024-04-26 13:02:57 -07:00
TargetInfo
[AMDGPU] Eliminate SIMCCodeEmitter and de-virtualise encoding methods.
2023-07-05 10:13:33 +01:00
Utils
[AMDGPU] Allow any linkage for dynlds (#84742)
2024-04-19 10:58:35 +02:00
AMDGPU.h
[AMDGPU] Add IR-level pass to rewrite away address space 7 (#77952)
2024-03-06 09:49:58 -06:00
AMDGPU.td
[AMDGPU] Include missing FeatureMADIntraFwdBug in gfx11-generic (#89936)
2024-04-25 09:24:07 -04:00
AMDGPUAliasAnalysis.cpp
[AA] Skip the layer of indirection in returning conservative results.
2023-07-28 12:13:35 -07:00
AMDGPUAliasAnalysis.h
[AA] Allow for flow-sensitive analyses.
2022-12-15 21:04:38 -08:00
AMDGPUAlwaysInlinePass.cpp
[amdgpu] Implement dynamic LDS accesses from non-kernel functions
2023-04-04 20:06:34 +01:00
AMDGPUAnnotateKernelFeatures.cpp
…
AMDGPUAnnotateUniformValues.cpp
[AMDGPU] Replace LegacyDA with Uniformity Analysis in AnnotateUniformValues
2023-02-28 13:05:38 -07:00
AMDGPUArgumentUsageInfo.cpp
[AMDGPU] Add DAG ISel support for preloaded kernel arguments
2023-09-25 09:32:59 -07:00
AMDGPUArgumentUsageInfo.h
[AMDGPU] Miscellaneous clang-format changes (#75186)
2023-12-12 14:26:04 +00:00
AMDGPUAsmPrinter.cpp
Reland [AMDGPU] MCExpr-ify MC layer kernel descriptor (#86494)
2024-03-27 11:59:56 +00:00
AMDGPUAsmPrinter.h
Reland [AMDGPU] MCExpr-ify MC layer kernel descriptor (#86494)
2024-03-27 11:59:56 +00:00
AMDGPUAtomicOptimizer.cpp
[AMDGPU][AtomicOptimizer] Fix DT update for divergent values with Iterative strategy (#87605)
2024-04-18 09:22:44 +02:00
AMDGPUAttributes.def
Partially reapply "AMDGPU: Invert handling of enqueued block detection"
2023-01-12 15:02:16 -05:00
AMDGPUAttributor.cpp
AMDGPU: Infer no-agpr usage in AMDGPUAttributor (#85948)
2024-03-21 14:24:06 +05:30
AMDGPUCallingConv.td
Revert "Update amdgpu_gfx functions to use s0-s3 for inreg SGPR arguments on targets using scratch instructions for stack #78226" (#86273)
2024-03-26 11:01:08 +01:00
AMDGPUCallLowering.cpp
Revert "Update amdgpu_gfx functions to use s0-s3 for inreg SGPR arguments on targets using scratch instructions for stack #78226" (#86273)
2024-03-26 11:01:08 +01:00
AMDGPUCallLowering.h
[AMDGPU] ISel for @llvm.amdgcn.cs.chain intrinsic (#68186)
2023-11-06 12:30:07 +01:00
AMDGPUCodeGenPrepare.cpp
[AMDGPU] Fix missing IsExact flag when expanding vector binary operator (#86712)
2024-03-27 17:40:58 -04:00
AMDGPUCombine.td
[AMDGPU][GlobalISel] Add fdiv / sqrt to rsq combine (#78673)
2024-02-22 09:47:36 +01:00
AMDGPUCombinerHelper.cpp
[AMDGPU] Min/max changes for GFX12 (#75214)
2023-12-13 14:18:10 +01:00
AMDGPUCombinerHelper.h
[llvm] Fix include guards
2023-06-13 10:47:18 +01:00
AMDGPUCtorDtorLowering.cpp
[llvm] Replace calls to Type::getPointerTo (NFC)
2023-11-30 13:18:51 -06:00
AMDGPUCtorDtorLowering.h
AMDGPU: Port AMDGPUCtorDtorLowering to new PM
2022-12-09 13:43:38 -05:00
AMDGPUExportClustering.cpp
…
AMDGPUExportClustering.h
…
AMDGPUFeatures.td
…
AMDGPUFrameLowering.cpp
[NFC][AMDGPU] Fix typo.
2022-08-20 08:30:42 +02:00
AMDGPUFrameLowering.h
…
AMDGPUGenRegisterBankInfo.def
Silence illegal address computation warning (#83244)
2024-03-01 21:41:12 +05:30
AMDGPUGISel.td
[AMDGPU] Add GFX12 WMMA and SWMMAC instructions (#77795)
2024-01-24 13:43:07 +01:00
AMDGPUGlobalISelDivergenceLowering.cpp
AMDGPU/GlobalISel: lane masks merging (#73337)
2024-02-29 13:57:59 +01:00
AMDGPUGlobalISelUtils.cpp
[AMDGPU] Remove hasAtomicFaddRtnForTy as it is not used anywhere (#82841)
2024-02-23 21:14:38 -05:00
AMDGPUGlobalISelUtils.h
[AMDGPU] Remove hasAtomicFaddRtnForTy as it is not used anywhere (#82841)
2024-02-23 21:14:38 -05:00
AMDGPUHSAMetadataStreamer.cpp
[AMDGPU] Adding the amdgpu_num_work_groups function attribute (#79035)
2024-03-12 10:30:39 -07:00
AMDGPUHSAMetadataStreamer.h
[AMDGPU] Introduce Code Object V6 (#76954)
2024-02-05 08:19:53 +01:00
AMDGPUIGroupLP.cpp
[AMDGPU] Do not attempt to fallback to default mutations (#83208)
2024-02-27 18:04:59 -08:00
AMDGPUIGroupLP.h
[AMDGPU] Do not attempt to fallback to default mutations (#83208)
2024-02-27 18:04:59 -08:00
AMDGPUImageIntrinsicOptimizer.cpp
[AMDGPU] Use llvm::none_of (NFC)
2024-01-24 00:27:37 -08:00
AMDGPUInsertDelayAlu.cpp
[AMDGPU] Add functions for composing and decomposing S_WAIT_DEPCTR operands
2023-07-04 11:02:12 +01:00
AMDGPUInsertSingleUseVDST.cpp
[AMDGPU] Support wide register or subregister access when emitting s_singleuse_vdst instructions. (#88520)
2024-04-18 16:22:56 +01:00
AMDGPUInstCombineIntrinsic.cpp
[IRBuilder] Fold binary intrinsics (#80743)
2024-03-15 09:58:25 +01:00
AMDGPUInstrInfo.cpp
Restore "[GlobalISel] GIntrinsic subclass to represent intrinsics in Generic Machine IR"
2023-07-27 14:49:17 +05:30
AMDGPUInstrInfo.h
Restore "[GlobalISel] GIntrinsic subclass to represent intrinsics in Generic Machine IR"
2023-07-27 14:49:17 +05:30
AMDGPUInstrInfo.td
[AMDGPU] Add a trap lowering workaround for gfx11 (#85854)
2024-04-24 09:43:54 -04:00
AMDGPUInstructions.td
[AMDGPU] Fix canonicalization of truncated values. (#83054)
2024-03-13 12:08:39 +00:00
AMDGPUInstructionSelector.cpp
[AMDGPU] Extend zero initialization of return values for TFE (#85759)
2024-03-25 09:01:46 +00:00
AMDGPUInstructionSelector.h
[AMDGPU] Clean up functions for checking inline literals (#81282)
2024-02-15 12:11:51 -05:00
AMDGPUISelDAGToDAG.cpp
[CodeGen] Use LocationSize for MMO getSize (#84751)
2024-03-17 18:15:56 +00:00
AMDGPUISelDAGToDAG.h
[AMDGPU] Clean up functions for checking inline literals (#81282)
2024-02-15 12:11:51 -05:00
AMDGPUISelLowering.cpp
AMDGPU: Do not bitcast atomic load in IR (#90060)
2024-04-26 12:20:40 +02:00
AMDGPUISelLowering.h
AMDGPU: Do not bitcast atomic load in IR (#90060)
2024-04-26 12:20:40 +02:00
AMDGPULateCodeGenPrepare.cpp
[AMDGPU] Do not widen scalar loads on GFX12 (#78724)
2024-01-19 15:30:07 +00:00
AMDGPULegalizerInfo.cpp
[AMDGPU] Add a trap lowering workaround for gfx11 (#85854)
2024-04-24 09:43:54 -04:00
AMDGPULegalizerInfo.h
[GlobalISel] Introduce G_TRAP, G_DEBUGTRAP, G_UBSANTRAP (#84941)
2024-03-23 13:12:44 +01:00
AMDGPULibCalls.cpp
[IR][PatternMatch] Only accept poison in getSplatValue() (#89159)
2024-04-18 15:44:12 +09:00
AMDGPULibFunc.cpp
[llvm] Use StringRef::{starts,ends}_with (NFC) (#74956)
2023-12-11 21:01:36 -08:00
AMDGPULibFunc.h
AMDGPU: Use pown instead of pow if known integral
2023-09-01 08:22:16 -04:00
AMDGPULowerBufferFatPointers.cpp
AMDGPULowerBufferFatPointers.cpp - fix Wunused-variable warning. NFC.
2024-04-04 14:59:01 +01:00
AMDGPULowerKernelArguments.cpp
[AMDGPU] Enable kernel arg preloading with gfx90a (#81180)
2024-02-12 22:33:29 -08:00
AMDGPULowerKernelAttributes.cpp
[AMDGPU] Add an asm directive to track code_object_version (#76267)
2024-01-21 11:54:47 -05:00
AMDGPULowerModuleLDSPass.cpp
Resolve static analyser report on pointer dereferencing after null check (#88278)
2024-04-15 18:05:40 +02:00
AMDGPUMachineCFGStructurizer.cpp
Use object directly instead of accessing ArrayRef (#83263)
2024-03-01 19:15:42 +05:30
AMDGPUMachineFunction.cpp
[AMDGPU] Add dynamic LDS size implicit kernel argument to CO-v5 (#65273)
2024-01-04 19:05:12 +05:30
AMDGPUMachineFunction.h
[AMDGPU] Add dynamic LDS size implicit kernel argument to CO-v5 (#65273)
2024-01-04 19:05:12 +05:30
AMDGPUMachineModuleInfo.cpp
…
AMDGPUMachineModuleInfo.h
std::optional::value => operator*/operator->
2022-12-17 00:42:05 +00:00
AMDGPUMacroFusion.cpp
[DAG] clang-format createBranchMacroFusionDAGMutation calls. NFC.
2023-11-20 12:13:09 +00:00
AMDGPUMacroFusion.h
…
AMDGPUMarkLastScratchLoad.cpp
[AMDGPU] Add mark last scratch load pass (#75512)
2024-01-18 09:36:44 +01:00
AMDGPUMCInstLower.cpp
[AMDGPU] Fix expensive-checks build.
2023-07-05 10:26:21 +01:00
AMDGPUMCInstLower.h
AMDGPU: Fix missing c++ mode comment
2022-06-01 21:14:48 -04:00
AMDGPUMIRFormatter.cpp
AMDGPU: Remove ImagePSV and move images to addrspace 7
2022-11-30 11:32:34 +01:00
AMDGPUMIRFormatter.h
[llvm] Remove redundaunt virtual specifiers (NFC)
2022-07-24 21:50:35 -07:00
AMDGPUOpenCLEnqueuedBlockLowering.cpp
[NFC] Remove Type::getInt8PtrTy (#71029)
2023-11-07 17:26:26 +01:00
AMDGPUPassRegistry.def
[NewPM][AMDGPU] Add AMDGPUPassRegistry.def (#86095)
2024-03-22 08:49:29 +08:00
AMDGPUPerfHintAnalysis.cpp
[AMDGPU] Set amdgpu-memory-bound if a basic block has dense global memory access
2022-07-19 15:16:28 +05:30
AMDGPUPerfHintAnalysis.h
[AMDGPU] Set amdgpu-memory-bound if a basic block has dense global memory access
2022-07-19 15:16:28 +05:30
AMDGPUPostLegalizerCombiner.cpp
[AMDGPU][GlobalISel] Add fdiv / sqrt to rsq combine (#78673)
2024-02-22 09:47:36 +01:00
AMDGPUPredicateControl.td
[AMDGPU][TableGen][NFC] Combine predicates without using classes. (#82346)
2024-02-21 11:45:36 +00:00
AMDGPUPreLegalizerCombiner.cpp
[AArch64][GlobalISel] Refactor Combine G_CONCAT_VECTOR (#80866)
2024-02-15 10:09:20 +00:00
AMDGPUPrintfRuntimeBinding.cpp
[NFC][RemoveDIs] Use iterators for insertion at various call-sites (#84736)
2024-03-19 16:36:29 +00:00
AMDGPUPromoteAlloca.cpp
[AMDGPU] Fix a potential wrong return value indicating whether a pass modifies a function (#88197)
2024-04-12 09:34:46 -04:00
AMDGPUPromoteKernelArguments.cpp
[llvm] Remove uses of getWithSamePointeeType() (NFC)
2023-07-18 12:07:09 +02:00
AMDGPUPTNote.h
…
AMDGPURegBankCombiner.cpp
[NFC][CodeGen] Change CodeGenOpt::Level/CodeGenFileType into enum classes (#66295)
2023-09-14 14:10:14 -07:00
AMDGPURegBankSelect.cpp
AMDGPU: Special case uniformity info for single lane workgroups
2023-06-28 07:25:48 -04:00
AMDGPURegBankSelect.h
AMDGPU/GlobalISel: Add stub custom regbankselect pass
2023-01-30 16:18:20 -04:00
AMDGPURegisterBankInfo.cpp
LLVM_FALLTHROUGH => [[fallthrough]]. NFC
2024-04-25 17:50:59 -07:00
AMDGPURegisterBankInfo.h
[AMDGPU] Make isScalarLoadLegal a member of AMDGPURegisterBankInfo. NFC.
2024-01-09 11:53:12 +00:00
AMDGPURegisterBanks.td
[AMDGPU][True16] Don't use the VGPR_LO/HI16 register classes. (#76440)
2023-12-28 11:48:25 +00:00
AMDGPURemoveIncompatibleFunctions.cpp
[AMDGPU] Introduce GFX9/10.1/10.3/11 Generic Targets (#76955)
2024-02-12 10:18:20 +01:00
AMDGPUResourceUsageAnalysis.cpp
[Target][AMDGPU] Fix TSan error on AMDGPU Target. (#79529)
2024-01-25 21:32:37 -08:00
AMDGPUResourceUsageAnalysis.h
[Target][AMDGPU] Fix TSan error on AMDGPU Target. (#79529)
2024-01-25 21:32:37 -08:00
AMDGPURewriteOutArguments.cpp
[llvm] Stop including llvm/ADT/SmallSet.h (NFC)
2023-11-11 12:32:15 -08:00
AMDGPURewriteUndefForPHI.cpp
[AMDGPU] Do not preserve UniformityInfo (#76696)
2024-01-02 13:42:56 +05:30
AMDGPUSearchableTables.td
AMDGPU: Rename intrinsics and remove f16/bf16 versions for load transpose (#86313)
2024-03-25 16:55:22 -07:00
AMDGPUSetWavePriority.cpp
[AMDGPU][SetWavePriority] Fix dealing with MBBInfo records.
2022-09-30 14:27:50 +01:00
AMDGPUSubtarget.cpp
[AArch64] Improve scheduling latency into Bundles (#86310)
2024-04-12 10:57:01 +01:00
AMDGPUSubtarget.h
[AMDGPU] Adding the amdgpu_num_work_groups function attribute (#79035)
2024-03-12 10:30:39 -07:00
AMDGPUTargetMachine.cpp
AMDGPU: Move libcall simplify into PeepholeEP (#88853)
2024-04-17 08:50:14 +02:00
AMDGPUTargetMachine.h
Restore "Implement convergence control in MIR using SelectionDAG (#71785)"
2024-03-06 12:19:32 +05:30
AMDGPUTargetObjectFile.cpp
[llvm] Use StringRef::{starts,ends}_with (NFC) (#74956)
2023-12-11 21:01:36 -08:00
AMDGPUTargetObjectFile.h
…
AMDGPUTargetTransformInfo.cpp
[AArch64] Add costs for ST3 and ST4 instructions, modelled as store(shuffle). (#87934)
2024-04-09 16:36:08 +01:00
AMDGPUTargetTransformInfo.h
[TTI] getArithmeticInstrCost - use std:nullopt to create default empty ArrayRef<const Value *> Args argument. NFC.
2024-04-24 10:51:18 +01:00
AMDGPUUnifyDivergentExitNodes.cpp
[AMDGPU] Do not preserve UniformityInfo (#76696)
2024-01-02 13:42:56 +05:30
AMDGPUUnifyDivergentExitNodes.h
[llvm] Fix include guards
2023-06-13 10:47:18 +01:00
AMDGPUUnifyMetadata.cpp
[Target] Qualify auto in range-based for loops (NFC)
2022-08-28 10:41:50 -07:00
AMDKernelCodeT.h
…
BUFInstructions.td
[AMDGPU] Fix predicates for BUFFER_ATOMIC_FMIN/FMAX patterns (#89066)
2024-04-17 14:58:13 +01:00
CaymanInstructions.td
…
CMakeLists.txt
[AMDGPU] Add IR-level pass to rewrite away address space 7 (#77952)
2024-03-06 09:49:58 -06:00
DSDIRInstructions.td
AMDGPU: Use PseudoInstr to name SIMCInstr for DSDIR and SOPs, NFC (#87537)
2024-04-03 11:35:09 -07:00
DSInstructions.td
AMDGPU: Simplify DS atomicrmw fadd handling (#89468)
2024-04-22 12:22:54 +02:00
EvergreenInstructions.td
Use llvm::popcount instead of llvm::countPopulation(NFC)
2023-01-22 12:48:51 -08:00
EXPInstructions.td
[AMDGPU] Simplify EXP Real instruction definitions. NFC.
2024-03-07 11:04:43 +00:00
FLATInstructions.td
[AMDGPU] Remove useless aliases for FLAT instructions. NFC. (#87462)
2024-04-03 10:17:25 +01:00
GCNCreateVOPD.cpp
[AMDGPU] Fix implicit operands of VOPD cndmask instructions (#87788)
2024-04-16 10:14:15 +01:00
GCNDPPCombine.cpp
[AMDGPU] Support byte_sel modifier on v_cvt_sr_fp8_f32 and v_cvt_sr_bf8_f32 (#90244)
2024-04-26 13:02:57 -07:00
GCNHazardRecognizer.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
GCNHazardRecognizer.h
[AMDGPU][GFX11] Mitigate VALU mask write hazard
2022-10-01 16:21:24 +09:00
GCNILPSched.cpp
Add llvm::min/max_element and use it in llvm/ and mlir/ directories. (#84678)
2024-03-10 20:00:13 -07:00
GCNIterativeScheduler.cpp
[AMDGPU] Prefer lower total register usage in regions with spilling
2024-02-26 12:19:52 -08:00
GCNIterativeScheduler.h
…
GCNMinRegStrategy.cpp
[llvm] Qualify auto in range-based for loops (NFC)
2022-08-13 12:55:42 -07:00
GCNNSAReassign.cpp
[AMDGPU] Do not run GCNNSAReassign pass for GFX12 (#78185)
2024-01-17 15:22:48 +00:00
GCNPreRALongBranchReg.cpp
[AMDGPU] Reserve SGPR pair when long branches are present
2023-06-29 16:50:46 -05:00
GCNPreRAOptimizations.cpp
…
GCNProcessors.td
[AMDGPU] Replace '.' with '-' in generic target names (#81718)
2024-02-14 15:19:04 +01:00
GCNRegPressure.cpp
[AMDGPU] Prefer lower total register usage in regions with spilling
2024-02-26 12:19:52 -08:00
GCNRegPressure.h
[AMDGPU] Prefer lower total register usage in regions with spilling
2024-02-26 12:19:52 -08:00
GCNRewritePartialRegUses.cpp
[AMDGPU] Fix GCNRewritePartialRegUses pass: vector regclass is selected instead of scalar. (#69957)
2023-11-16 16:56:46 +01:00
GCNSchedStrategy.cpp
[AMDGPU] Use correct VGPR threshold for flagging ExcessRP regions in unified register file case (#85860)
2024-03-25 13:11:58 -07:00
GCNSchedStrategy.h
[AMDGPU] Fix typos. NFC
2024-01-26 12:04:58 +01:00
GCNSubtarget.h
[AMDGPU] Add a trap lowering workaround for gfx11 (#85854)
2024-04-24 09:43:54 -04:00
GCNVOPDUtils.cpp
[AMDGPU] Update VOP instructions for GFX12 (#74853)
2023-12-12 11:38:24 +01:00
GCNVOPDUtils.h
[AMDGPU] gfx11 Generate VOPD Instructions
2022-07-05 09:18:19 -04:00
InstCombineTables.td
…
MIMGInstructions.td
[AMDGPU] Extend zero initialization of return values for TFE (#85759)
2024-03-25 09:01:46 +00:00
R600.h
[NFC][CodeGen] Change CodeGenOpt::Level/CodeGenFileType into enum classes (#66295)
2023-09-14 14:10:14 -07:00
R600.td
[AMDGPU][NFC] Extend PredicateControl to support True16 predicates. (#82245)
2024-02-20 11:37:44 +00:00
R600AsmPrinter.cpp
[llvm] LLVM_FALLTHROUGH => [[fallthrough]]. NFC
2022-08-08 11:24:15 -07:00
R600AsmPrinter.h
…
R600ClauseMergePass.cpp
…
R600ControlFlowFinalizer.cpp
[llvm] LLVM_FALLTHROUGH => [[fallthrough]]. NFC
2022-08-08 11:24:15 -07:00
R600Defines.h
…
R600EmitClauseMarkers.cpp
…
R600ExpandSpecialInstrs.cpp
…
R600FrameLowering.cpp
…
R600FrameLowering.h
…
R600InstrFormats.td
…
R600InstrInfo.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
R600InstrInfo.h
CodeGen: Move getAddressSpaceForPseudoSourceKind into TargetMachine
2022-06-01 09:45:40 -04:00
R600InstrInfo.td
…
R600Instructions.td
[AMDGPU] Generic lowering for rint and nearbyint (#69596)
2023-11-14 18:49:21 +01:00
R600ISelDAGToDAG.cpp
[NFC][CodeGen] Change CodeGenOpt::Level/CodeGenFileType into enum classes (#66295)
2023-09-14 14:10:14 -07:00
R600ISelLowering.cpp
[Target] Use getConstantOperandVal (NFC)
2024-01-14 00:53:29 -08:00
R600ISelLowering.h
AMDGPU: Support atomicrmw uinc_wrap/udec_wrap
2023-01-27 22:17:16 -04:00
R600MachineCFGStructurizer.cpp
[AMDGPU] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off builds
2022-04-19 22:36:58 -07:00
R600MachineFunctionInfo.cpp
CodeGen: Don't lazily construct MachineFunctionInfo
2022-12-21 10:49:32 -05:00
R600MachineFunctionInfo.h
CodeGen: Don't lazily construct MachineFunctionInfo
2022-12-21 10:49:32 -05:00
R600MachineScheduler.cpp
…
R600MachineScheduler.h
…
R600MCInstLower.cpp
[NFC] Hide implementation details in anonymous namespaces
2023-01-08 17:37:02 +01:00
R600OpenCLImageTypeLoweringPass.cpp
[llvm] Use StringRef::{starts,ends}_with (NFC) (#74956)
2023-12-11 21:01:36 -08:00
R600OptimizeVectorRegisters.cpp
[AMDGPU] Use llvm::all_of (NFC)
2024-01-30 22:12:07 -08:00
R600Packetizer.cpp
…
R600Processors.td
…
R600RegisterInfo.cpp
PEI should be able to use backward walk in replaceFrameIndicesBackward.
2022-11-18 15:57:34 +01:00
R600RegisterInfo.h
PEI should be able to use backward walk in replaceFrameIndicesBackward.
2022-11-18 15:57:34 +01:00
R600RegisterInfo.td
…
R600Schedule.td
…
R600Subtarget.cpp
AMDGPU: Clean up LDS-related occupancy calculations
2023-01-23 21:43:06 +01:00
R600Subtarget.h
[AMDGPU] Use default member initializers in Subtarget classes
2022-04-12 16:42:30 +01:00
R600TargetMachine.cpp
Fix Passing TargetOptions by Value in TargetMachines for AMDGPU (#79866)
2024-02-01 09:50:44 -08:00
R600TargetMachine.h
Fix Passing TargetOptions by Value in TargetMachines for AMDGPU (#79866)
2024-02-01 09:50:44 -08:00
R600TargetTransformInfo.cpp
[llvm][TypeSize] Fix addition/subtraction in TypeSize. (#72979)
2023-11-22 08:52:53 +00:00
R600TargetTransformInfo.h
[LV][NFC] Use ElementCount for getMaxInterleaveFactor
2023-02-22 10:15:05 +00:00
R700Instructions.td
…
SIAnnotateControlFlow.cpp
[llvm] Use Instruction::hasMetadata (NFC)
2024-01-27 22:20:22 -08:00
SIDefines.h
[AMDGPU] Fix GFX11 sendmsg codes (#85299)
2024-03-15 09:46:58 -07:00
SIFixSGPRCopies.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
SIFixVGPRCopies.cpp
AMDGPU: Make SIFixVGPRCopies preserve everything
2023-07-06 10:26:21 -04:00
SIFoldOperands.cpp
Add non-null check before accessing pointer (#83459)
2024-03-07 10:31:34 +05:30
SIFormMemoryClauses.cpp
[AMDGPU] Make use of MachineInstr::all_defs and all_uses. NFCI.
2023-06-05 10:32:33 +01:00
SIFrameLowering.cpp
[AMDGPU][NFC] Have helpers to deal with encoding fields. (#82772)
2024-02-23 17:34:55 +00:00
SIFrameLowering.h
Revert "[AMDGPU] Compiler should synthesize private buffer resource descriptor from flat_scratch_init" (#81234)
2024-02-09 09:57:38 +01:00
SIInsertHardClauses.cpp
[Codegen] Make Width in getMemOperandsWithOffsetWidth a LocationSize. (#83875)
2024-03-06 17:40:13 +00:00
SIInsertWaitcnts.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
SIInstrFormats.td
[AMDGPU] Consolidate SGPRSpill and VGPRSpill into single Spill bit (#81901)
2024-02-16 13:32:59 -05:00
SIInstrInfo.cpp
[AMDGPU] Add a trap lowering workaround for gfx11 (#85854)
2024-04-24 09:43:54 -04:00
SIInstrInfo.h
[AMDGPU] Add a trap lowering workaround for gfx11 (#85854)
2024-04-24 09:43:54 -04:00
SIInstrInfo.td
[AMDGPU] Support byte_sel modifier on v_cvt_sr_fp8_f32 and v_cvt_sr_bf8_f32 (#90244)
2024-04-26 13:02:57 -07:00
SIInstructions.td
[AMDGPU] Add a trap lowering workaround for gfx11 (#85854)
2024-04-24 09:43:54 -04:00
SIISelLowering.cpp
[AMDGPU] Add a trap lowering workaround for gfx11 (#85854)
2024-04-24 09:43:54 -04:00
SIISelLowering.h
[AMDGPU] Extend zero initialization of return values for TFE (#85759)
2024-03-25 09:01:46 +00:00
SILateBranchLowering.cpp
[AMDGPU] ISel for @llvm.amdgcn.cs.chain intrinsic (#68186)
2023-11-06 12:30:07 +01:00
SILoadStoreOptimizer.cpp
[AMDPU] Add support for idxen and bothen buffer load/store merging in SILoadStoreOptimizer (#86285)
2024-03-25 14:44:22 +00:00
SILowerControlFlow.cpp
[NFC][CodeGen] Change CodeGenOpt::Level/CodeGenFileType into enum classes (#66295)
2023-09-14 14:10:14 -07:00
SILowerI1Copies.cpp
AMDGPU/GlobalISelDivergenceLowering: select divergent i1 phis (#80003)
2024-02-05 14:07:01 +01:00
SILowerI1Copies.h
AMDGPU/GlobalISelDivergenceLowering: select divergent i1 phis (#80003)
2024-02-05 14:07:01 +01:00
SILowerSGPRSpills.cpp
[AMDGPU] Fix end() iterator dereference in SILowerSGPRSpills (#88828)
2024-04-18 09:34:27 -05:00
SILowerWWMCopies.cpp
Reapply "[CodeGen]Allow targets to use target specific COPY instructions for live range splitting"
2023-07-31 20:15:45 -04:00
SIMachineFunctionInfo.cpp
[AMDGPU] Allow WorkgroupID intrinsics in amdgpu_gfx functions (#89773)
2024-04-24 09:35:40 +01:00
SIMachineFunctionInfo.h
[AMDGPU] Adding the amdgpu_num_work_groups function attribute (#79035)
2024-03-12 10:30:39 -07:00
SIMachineScheduler.cpp
Add llvm::min/max_element and use it in llvm/ and mlir/ directories. (#84678)
2024-03-10 20:00:13 -07:00
SIMachineScheduler.h
…
SIMemoryLegalizer.cpp
[AMDGPU] Handle amdgpu.last.use metadata (#83816)
2024-03-06 16:33:52 +01:00
SIModeRegister.cpp
[AMDGPU][NFC] Have helpers to deal with encoding fields. (#82772)
2024-02-23 17:34:55 +00:00
SIModeRegisterDefaults.cpp
[AMDGPU] Update IEEE and DX10_CLAMP for GFX12 (#75030)
2023-12-13 13:52:40 +01:00
SIModeRegisterDefaults.h
[AMDGPU] Update IEEE and DX10_CLAMP for GFX12 (#75030)
2023-12-13 13:52:40 +01:00
SIOptimizeExecMasking.cpp
Reapply "Convert many LivePhysRegs uses to LiveRegUnits" (#84338)
2024-03-08 19:05:00 +05:30
SIOptimizeExecMaskingPreRA.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
SIOptimizeVGPRLiveRange.cpp
[AMDGPU] Skip debug instruction uses while optimizing live range of a reg in SIOptimizeVGPRLiveRange
2023-08-07 11:35:39 +05:30
SIPeepholeSDWA.cpp
[AMDGPU] Don't form sext/abs/neg fp8 cvt (#83843)
2024-03-06 10:38:20 +01:00
SIPostRABundler.cpp
[MC] Add MCRegisterInfo::regunits for iteration over register units
2023-06-16 05:39:50 +03:00
SIPreAllocateWWMRegs.cpp
[CodeGen] Do not pass MF into MachineRegisterInfo methods. NFC. (#84770)
2024-03-11 15:35:05 +00:00
SIPreEmitPeephole.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
SIProgramInfo.cpp
[AMDGPU] Update IEEE and DX10_CLAMP for GFX12 (#75030)
2023-12-13 13:52:40 +01:00
SIProgramInfo.h
[AMDGPU] Update IEEE and DX10_CLAMP for GFX12 (#75030)
2023-12-13 13:52:40 +01:00
SIRegisterInfo.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
SIRegisterInfo.h
[CodeGen] Make some includes explicit (NFC)
2023-11-24 14:43:18 +01:00
SIRegisterInfo.td
[AMDGPU] Add v2i32 to the VS_64 types. NFCI. (#88318)
2024-04-10 14:50:54 -07:00
SISchedule.td
AMDGPU: Correct cycle counts for f64 mfma on gfx940 (#83782)
2024-03-06 09:36:01 +05:30
SIShrinkInstructions.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
SIWholeQuadMode.cpp
[CodeGen] Make the parameter TRI required in some functions. (#85968)
2024-04-24 14:24:14 +01:00
SMInstructions.td
AMDGPU: Simplify SMInstruction definitions, NFC (#86613)
2024-03-25 21:53:19 -07:00
SOPInstructions.td
[AMDGPU] Fix GFX12 encoding of s_wait_event export_ready (#89622)
2024-04-23 14:38:45 +01:00
VIInstrFormats.td
[AMDGPU] gfx11 export instructions
2022-05-25 14:44:09 -04:00
VINTERPInstructions.td
[AMDGPU] Expose RTZ version of f16 interpolation for gfx11+ (#86614)
2024-04-01 09:48:37 +08:00
VOP1Instructions.td
AMDGPU: Copy SubtargetPredicate from pseudo to real for dpp16 and dpp8 (#84517)
2024-03-08 10:30:01 -08:00
VOP2Instructions.td
[AMDGPU][MC] Enables sgpr or imm src1 for float VOP3 DPP, but excludi… (#87382)
2024-04-03 11:34:12 -04:00
VOP3Instructions.td
[AMDGPU] Support byte_sel modifier on v_cvt_sr_fp8_f32 and v_cvt_sr_bf8_f32 (#90244)
2024-04-26 13:02:57 -07:00
VOP3PInstructions.td
[AMDGPU] Replace isInlinableLiteral16 with specific version (#84402)
2024-03-08 14:49:52 -05:00
VOPCInstructions.td
[AMDGPU][MC] Separate VOPC MnemonicAlias from Instruction (#89105)
2024-04-18 13:49:55 -04:00
VOPDInstructions.td
[AMDGPU] Update VOP instructions for GFX12 (#74853)
2023-12-12 11:38:24 +01:00
VOPInstructions.td
[AMDGPU] Support byte_sel modifier on v_cvt_sr_fp8_f32 and v_cvt_sr_bf8_f32 (#90244)
2024-04-26 13:02:57 -07:00