David Green b8f1ccb0ac [ARM] Introduce i8neg and i8pos addressing modes
Some instructions with i8 immediate ranges can only hold negative values
(like t2LDRHi8), only hold positive values (like t2STRT) or hold +/-
depending on the U bit (like the pre/post inc instructions. e.g
t2LDRH_POST). This patch splits the AddrModeT2_i8 into AddrModeT2_i8,
AddrModeT2_i8pos and AddrModeT2_i8neg to make this clear.

This allows us to get the offset ranges of t2LDRHi8 correct in the
load/store optimizer, fixing issues where we could end up creating
instructions with positive offsets (which may then be encoded as ldrht).

Differential Revision: https://reviews.llvm.org/D114638
2021-12-02 17:10:26 +00:00
..
2019-05-15 12:41:58 +00:00
2021-07-07 10:21:07 +01:00
2021-07-01 21:08:13 +01:00
2020-06-18 17:26:24 +01:00
2020-12-08 11:54:39 +00:00
2019-10-08 08:25:42 +00:00
2020-04-09 10:36:00 +01:00
2021-03-17 15:29:02 +00:00
2019-02-26 12:02:12 +00:00
2019-12-12 13:51:39 +00:00
2019-06-11 11:09:25 +00:00
2019-07-29 09:48:07 +00:00
2021-11-21 18:33:29 +00:00
2020-01-21 10:40:17 +00:00
2019-07-27 18:44:15 +00:00
2020-12-08 11:54:39 +00:00
2020-07-16 11:25:53 +01:00
2019-10-08 08:25:42 +00:00
2020-10-07 11:47:03 +01:00
2020-12-08 11:54:39 +00:00
2019-11-04 13:37:01 +00:00
2019-10-08 08:25:42 +00:00