llvm-project/llvm/test/CodeGen/RISCV/repeated-fp-divisors.ll
Craig Topper 7b0c41841e [RISCV] Move compressible registers to the beginning of the FP allocation order.
We don't have very many compressible FP instructions, just load and store.
These instruction require the FP register to be f8-f15.

This patch changes the FP allocation order to prioritize f10-f15 first.
These are also the FP argument registers. So I allocated them in reverse
order starting at f15 to avoid taking the first argument registers.
This appears to match gcc allocation order.

Reviewed By: asb

Differential Revision: https://reviews.llvm.org/D146488
2023-03-27 17:29:28 -07:00

54 lines
1.6 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+d -verify-machineinstrs < %s | FileCheck %s
; Negative test
define void @single_fdiv(double %a0, double %a1, ptr %res) {
; CHECK-LABEL: single_fdiv:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: fdiv.d fa5, fa1, fa0
; CHECK-NEXT: fsd fa5, 0(a0)
; CHECK-NEXT: ret
entry:
%div = fdiv arcp double %a1, %a0
store double %div, ptr %res
ret void
}
define void @two_fdivs(double %a0, double %a1, double %a2, ptr %res) {
; CHECK-LABEL: two_fdivs:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lui a1, %hi(.LCPI1_0)
; CHECK-NEXT: fld fa5, %lo(.LCPI1_0)(a1)
; CHECK-NEXT: fdiv.d fa5, fa5, fa0
; CHECK-NEXT: fmul.d fa4, fa1, fa5
; CHECK-NEXT: fmul.d fa5, fa2, fa5
; CHECK-NEXT: fsd fa4, 0(a0)
; CHECK-NEXT: fsd fa5, 8(a0)
; CHECK-NEXT: ret
entry:
%div = fdiv arcp double %a1, %a0
%div1 = fdiv arcp double %a2, %a0
store double %div, ptr %res
%arrayidx2 = getelementptr inbounds double, ptr %res, i64 1
store double %div1, ptr %arrayidx2
ret void
}
; Negative test
define void @no_arcp(double %a0, double %a1, double %a2, ptr %res) {
; CHECK-LABEL: no_arcp:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: fdiv.d fa5, fa1, fa0
; CHECK-NEXT: fdiv.d fa4, fa2, fa0
; CHECK-NEXT: fsd fa5, 0(a0)
; CHECK-NEXT: fsd fa4, 8(a0)
; CHECK-NEXT: ret
entry:
%div = fdiv arcp double %a1, %a0
%div1 = fdiv double %a2, %a0
store double %div, ptr %res
%arrayidx2 = getelementptr inbounds double, ptr %res, i64 1
store double %div1, ptr %arrayidx2
ret void
}