pvanhout 3b51b225ba Drop -CU suffix

2025-08-22 10:14:27 +02:00

..

AArch64

[DAGCombiner] Remove most UnsafeFPMath references (#146295)

2025-08-22 15:27:25 +08:00

AMDGPU

Drop -CU suffix

2025-08-22 10:14:27 +02:00

ARC

…

ARM

[DAGCombiner] Remove most UnsafeFPMath references (#146295)

2025-08-22 15:27:25 +08:00

AVR

…

BPF

…

CSKY

…

DirectX

[DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (#151071)

2025-08-15 10:45:34 -07:00

Generic

[NVPTX] Allow more argument integer types, such as i256 and i96 (#154824)

2025-08-21 13:54:38 -07:00

Hexagon

…

Inputs

…

Lanai

…

LoongArch

[LoongArch] Pre-commit for vecreduce_add. (#154302)

2025-08-20 09:12:47 +08:00

M68k

[M68k] Fix reverse BTST condition causing opposite failure/success logic (#153086)

2025-08-20 13:45:01 -07:00

Mips

[NVPTX] Legalize aext-load to zext-load to expose more DAG combines (#154251)

2025-08-21 15:33:23 -07:00

MIR

…

MLRegAlloc

…

MSP430

…

NVPTX

[DAGCombiner] Remove most UnsafeFPMath references (#146295)

2025-08-22 15:27:25 +08:00

PowerPC

[PowerPC] fix bug affecting float to int32 conversion on LE PowerPC (#150194)

2025-08-20 12:37:14 +02:00

RISCV

[RISCV] Optimize the spill/reload of segment registers (#153184)

2025-08-21 16:38:53 +08:00

SPARC

[SPARC] Change half to use soft promotion rather than PromoteFloat (#152727)

2025-08-18 20:56:24 +02:00

SPIRV

[SPIR-V] fix return type for OpAtomicCompareExchange (#154297)

2025-08-20 13:19:45 +01:00

SystemZ

[SystemZ] Allow forming overflow op for i128 (#153557)

2025-08-14 16:15:22 +02:00

Thumb

…

Thumb2

[RegAllocFast] Don't align stack slots if the stack can't be realigned (#153682)

2025-08-19 08:17:26 -07:00

VE

…

WebAssembly

[WebAssembly] Reapply #149461 with correct CondCode in combine of SETCC (#153703)

2025-08-15 12:06:47 -07:00

WinCFGuard

…

WinEH

…

X86

[DAGCombiner] Remove most UnsafeFPMath references (#146295)

2025-08-22 15:27:25 +08:00

XCore

…

Xtensa

…