Nick Desaulniers 19a004b468 [llvm][SelectionDAGISel] support -{start|stop}-{before|after}= for remaining targets
Follow up to the series:
1. https://reviews.llvm.org/D140161
2. https://reviews.llvm.org/D140349
3. https://reviews.llvm.org/D140331
4. https://reviews.llvm.org/D140323

Completes the work from the previous two for remaining targets.

This creates the following named passes that can be run via
`llc -{start|stop}-{before|after}`:
- arc-isel
- arm-isel
- avr-isel
- bpf-isel
- csky-isel
- hexagon-isel
- lanai-isel
- loongarch-isel
- m68k-isel
- msp430-isel
- mips-isel
- nvptx-isel
- ppc-codegen
- riscv-isel
- sparc-isel
- systemz-isel
- ve-isel
- wasm-isel
- xcore-isel

A nice way to write tests for SelectionDAGISel might be to use a RUN:
line like:
llc -mtriple=<triple> -start-before=<arch>-isel -stop-after=finalize-isel -o -

Fixes: https://github.com/llvm/llvm-project/issues/59538

Reviewed By: asb, zixuan-wu

Differential Revision: https://reviews.llvm.org/D140364
2022-12-21 13:25:15 -08:00

100 lines
3.0 KiB
C++

//===-- AVR.h - Top-level interface for AVR representation ------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains the entry points for global functions defined in the LLVM
// AVR back-end.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_AVR_H
#define LLVM_AVR_H
#include "llvm/CodeGen/SelectionDAGNodes.h"
#include "llvm/Pass.h"
#include "llvm/PassRegistry.h"
#include "llvm/Target/TargetMachine.h"
namespace llvm {
class AVRTargetMachine;
class FunctionPass;
class PassRegistry;
Pass *createAVRShiftExpandPass();
FunctionPass *createAVRISelDag(AVRTargetMachine &TM,
CodeGenOpt::Level OptLevel);
FunctionPass *createAVRExpandPseudoPass();
FunctionPass *createAVRFrameAnalyzerPass();
FunctionPass *createAVRBranchSelectionPass();
void initializeAVRDAGToDAGISelPass(PassRegistry &);
void initializeAVRExpandPseudoPass(PassRegistry &);
void initializeAVRShiftExpandPass(PassRegistry &);
/// Contains the AVR backend.
namespace AVR {
/// An integer that identifies all of the supported AVR address spaces.
enum AddressSpace {
DataMemory,
ProgramMemory,
ProgramMemory1,
ProgramMemory2,
ProgramMemory3,
ProgramMemory4,
ProgramMemory5,
NumAddrSpaces,
};
/// Checks if a given type is a pointer to program memory.
template <typename T> bool isProgramMemoryAddress(T *V) {
auto *PT = cast<PointerType>(V->getType());
assert(PT != nullptr && "unexpected MemSDNode");
return PT->getAddressSpace() == ProgramMemory ||
PT->getAddressSpace() == ProgramMemory1 ||
PT->getAddressSpace() == ProgramMemory2 ||
PT->getAddressSpace() == ProgramMemory3 ||
PT->getAddressSpace() == ProgramMemory4 ||
PT->getAddressSpace() == ProgramMemory5;
}
template <typename T> AddressSpace getAddressSpace(T *V) {
auto *PT = cast<PointerType>(V->getType());
assert(PT != nullptr && "unexpected MemSDNode");
unsigned AS = PT->getAddressSpace();
if (AS < NumAddrSpaces)
return static_cast<AddressSpace>(AS);
return NumAddrSpaces;
}
inline bool isProgramMemoryAccess(MemSDNode const *N) {
auto *V = N->getMemOperand()->getValue();
if (V != nullptr && isProgramMemoryAddress(V))
return true;
return false;
}
// Get the index of the program memory bank.
// -1: not program memory
// 0: ordinary program memory
// 1~5: extended program memory
inline int getProgramMemoryBank(MemSDNode const *N) {
auto *V = N->getMemOperand()->getValue();
if (V == nullptr || !isProgramMemoryAddress(V))
return -1;
AddressSpace AS = getAddressSpace(V);
assert(ProgramMemory <= AS && AS <= ProgramMemory5);
return static_cast<int>(AS - ProgramMemory);
}
} // end of namespace AVR
} // end namespace llvm
#endif // LLVM_AVR_H