shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Han-Kuan Chen 615af94dc2 [RISCV] Lower VECTOR_SHUFFLE to VSLIDEDOWN_VL. 
Differential Revision: https://reviews.llvm.org/D136136
2022-10-18 08:58:39 -07:00
..
AArch64
[AArch64] add test case for pattern ((X >> C) - Y) + Z; NFC
2022-10-18 19:18:23 +08:00
AMDGPU
[NFC][AMDGPU] Add tests for dependent v_bfi instructions.
2022-10-18 16:57:48 +02:00
ARC
…
ARM
[ARM] Add additional targets to divide tests.
2022-10-17 16:51:17 +01:00
AVR
[AVR] Only push and clear R1 in interrupts when necessary
2022-08-15 14:29:38 +02:00
BPF
[BPF] Add (failing) testcase for Issue #57872
2022-10-16 18:16:18 +01:00
CSKY
…
DirectX
[HLSL] CodeGen hlsl resource binding.
2022-10-17 14:29:19 -07:00
Generic
[VP] Add IR expansion for vp.icmp and vp.fcmp
2022-10-05 08:07:39 +01:00
Hexagon
[Hexagon] Fix MULHS lowering for HVX v60
2022-10-18 07:54:38 -07:00
Inputs
…
Lanai
…
LoongArch
[LoongArch] Fix codegen of atomicrmw nand
2022-10-18 20:39:20 +08:00
M68k
[M68k] Fix the crash of fast register allocator
2022-09-15 09:24:22 +08:00
Mips
[CodeGen] Using ZExt for extractelement indices.
2022-10-15 15:45:35 -07:00
MIR
MachineVerifier: Verify REG_SEQUENCE
2022-09-22 09:51:15 -04:00
MLRegalloc
UPdate reference-log-noml.txt as well to adapt for D133902
2022-09-30 18:03:28 -07:00
MSP430
…
NVPTX
[NVPTX] Support neg{.ftz} for f16 and f16x2
2022-10-13 10:48:33 -07:00
PowerPC
[NFC][PowerPC] Add a test to check power 10 features.
2022-10-18 09:05:24 -05:00
RISCV
[RISCV] Lower VECTOR_SHUFFLE to VSLIDEDOWN_VL.
2022-10-18 08:58:39 -07:00
SPARC
[SPARC] Make calls to function with big return values work
2022-10-18 00:01:55 +00:00
SPIRV
[SPIRV] Fix formatting of function tests
2022-10-14 01:55:27 +02:00
SystemZ
[SystemZ] Revert migration of SystemZ/Large/branch-01.ll
2022-10-12 14:24:04 +00:00
Thumb
…
Thumb2
Propagate tied operands when copying a MachineInstr.
2022-10-13 09:40:35 +01:00
VE
[CodeGen] Using ZExt for extractelement indices.
2022-10-15 15:45:35 -07:00
WebAssembly
[CodeGen] Using ZExt for extractelement indices.
2022-10-15 15:45:35 -07:00
WinCFGuard
[llvm] Mark CFGuard fn ptr symbol as DSO local and add tests for mingw
2022-08-23 23:39:39 +03:00
WinEH
…
X86
[X86] Lower vector interleave into unpck and perm
2022-10-17 11:39:27 -07:00
XCore
Fix CSR update check
2022-08-24 18:09:49 -07:00