
D25618 added a method to verify the instruction predicates for an emitted instruction, through verifyInstructionPredicates added into <Target>MCCodeEmitter::encodeInstruction. This is a very useful idea, but the implementation inside MCCodeEmitter made it only fire for object files, not assembly which most of the llvm test suite uses. This patch moves the code into the <Target>_MC::verifyInstructionPredicates method, inside the InstrInfo. The allows it to be called from other places, such as in this patch where it is called from the <Target>AsmPrinter::emitInstruction methods which should trigger for both assembly and object files. It can also be called from other places such as verifyInstruction, but that is not done here (it tends to catch errors earlier, but in reality just shows all the mir tests that have incorrect feature predicates). The interface was also simplified slightly, moving computeAvailableFeatures into the function so that it does not need to be called externally. The ARM, AMDGPU (but not R600), AVR, Mips and X86 backends all currently show errors in the test-suite, so have been disabled with FIXME comments. Recommitted with some fixes for the leftover MCII variables in release builds. Differential Revision: https://reviews.llvm.org/D129506
79 lines
2.4 KiB
C++
79 lines
2.4 KiB
C++
//===- ARCAsmPrinter.cpp - ARC LLVM assembly writer -------------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains a printer that converts from our internal representation
|
|
// of machine-dependent LLVM code to GNU format ARC assembly language.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "ARC.h"
|
|
#include "ARCMCInstLower.h"
|
|
#include "ARCSubtarget.h"
|
|
#include "ARCTargetMachine.h"
|
|
#include "MCTargetDesc/ARCInstPrinter.h"
|
|
#include "TargetInfo/ARCTargetInfo.h"
|
|
#include "llvm/CodeGen/AsmPrinter.h"
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
|
#include "llvm/MC/MCAsmInfo.h"
|
|
#include "llvm/MC/MCInst.h"
|
|
#include "llvm/MC/MCStreamer.h"
|
|
#include "llvm/MC/TargetRegistry.h"
|
|
#include "llvm/Support/raw_ostream.h"
|
|
|
|
using namespace llvm;
|
|
|
|
#define DEBUG_TYPE "asm-printer"
|
|
|
|
namespace {
|
|
|
|
class ARCAsmPrinter : public AsmPrinter {
|
|
ARCMCInstLower MCInstLowering;
|
|
|
|
public:
|
|
explicit ARCAsmPrinter(TargetMachine &TM,
|
|
std::unique_ptr<MCStreamer> Streamer)
|
|
: AsmPrinter(TM, std::move(Streamer)),
|
|
MCInstLowering(&OutContext, *this) {}
|
|
|
|
StringRef getPassName() const override { return "ARC Assembly Printer"; }
|
|
void emitInstruction(const MachineInstr *MI) override;
|
|
|
|
bool runOnMachineFunction(MachineFunction &MF) override;
|
|
};
|
|
|
|
} // end anonymous namespace
|
|
|
|
void ARCAsmPrinter::emitInstruction(const MachineInstr *MI) {
|
|
ARC_MC::verifyInstructionPredicates(MI->getOpcode(),
|
|
getSubtargetInfo().getFeatureBits());
|
|
|
|
SmallString<128> Str;
|
|
raw_svector_ostream O(Str);
|
|
|
|
switch (MI->getOpcode()) {
|
|
case ARC::DBG_VALUE:
|
|
llvm_unreachable("Should be handled target independently");
|
|
break;
|
|
}
|
|
|
|
MCInst TmpInst;
|
|
MCInstLowering.Lower(MI, TmpInst);
|
|
EmitToStreamer(*OutStreamer, TmpInst);
|
|
}
|
|
|
|
bool ARCAsmPrinter::runOnMachineFunction(MachineFunction &MF) {
|
|
// Functions are 4-byte aligned.
|
|
MF.ensureAlignment(Align(4));
|
|
return AsmPrinter::runOnMachineFunction(MF);
|
|
}
|
|
|
|
// Force static initialization.
|
|
extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeARCAsmPrinter() {
|
|
RegisterAsmPrinter<ARCAsmPrinter> X(getTheARCTarget());
|
|
}
|