Maryam Moghadas 6f8a7e79db

[PowerPC] Add AMO load builtins for conditional increment/decrement (#169435) ...

This commit adds 4 Clang builtins for PowerPC AMO load conditional 
increment and decrement operations: 

 __builtin_amo_lwat_cond for 32-bit unsigned operations
 __builtin_amo_ldat_cond for 64-bit unsigned operations
 __builtin_amo_lwat_cond_s for 32-bit signed operations
 __builtin_amo_ldat_cond_s for 64-bit signed operations

2026-01-16 12:11:45 -05:00

..

AArch64

[SelectionDAG] Eliminate redundant setcc on comparison results (#171431)

2026-01-16 16:45:19 +00:00

AMDGPU

[AMDGPU][GlobalISel] Add RegBankLegalize rules for [us]addsat/[us]subsat (#176255)

2026-01-16 08:01:19 -08:00

ARC

…

ARM

Make MachineBlockFrequencyInfo a required pass for the MachineScheduler pass. (#176172)

2026-01-15 20:26:51 +00:00

AVR

…

BPF

llvm: Convert some assorted lit tests to opaque pointers (#174564)

2026-01-06 11:41:27 +00:00

CSKY

[CSKY] Use softPromoteHalfType (#175138)

2026-01-09 11:10:54 +01:00

DirectX

[HLSL] Fix WaveBallot dxil op function name (#174901)

2026-01-08 10:17:47 -08:00

Generic

[TargetLowering] Change the softPromoteHalfType default to true (#175149)

2026-01-11 12:48:26 +01:00

Hexagon

[Hexagon] Enable Machine Combiner pass. (#169434)

2026-01-15 15:36:57 -06:00

Inputs

…

Lanai

…

LoongArch

Make MachineBlockFrequencyInfo a required pass for the MachineScheduler pass. (#176172)

2026-01-15 20:26:51 +00:00

M68k

[SelectionDAG] Eliminate redundant setcc on comparison results (#171431)

2026-01-16 16:45:19 +00:00

Mips

[SelectionDAG,GISel] Add f16 soft promotion for lrint, lround, llrint, and llround (#152684)

2026-01-08 12:40:10 +01:00

MIR

[MIR] Add parsing for ehscope_entry. (#175592)

2026-01-13 08:39:34 +00:00

MIR2Vec

…

MLRegAlloc

llvm: Convert some assorted lit tests to opaque pointers (#174564)

2026-01-06 11:41:27 +00:00

MSP430

[MSP430] Use softPromoteHalfType (#175139)

2026-01-09 11:08:34 +01:00

NVPTX

Revert "[NVPTX] Validate user-specified PTX version against SM version" (#175760)

2026-01-13 14:33:12 +00:00

PowerPC

[PowerPC] Add AMO load builtins for conditional increment/decrement (#169435)

2026-01-16 12:11:45 -05:00

RISCV

[RISCV] Add missing COPY elimination when folding vmerge into mask (#176077)

2026-01-16 09:07:21 -08:00

SPARC

[Clang] Add __builtin_stack_address (#148281)

2026-01-12 10:01:57 +01:00

SPIRV

[SPIRV] Improve vector legalization and type deduction (#175067)

2026-01-15 07:55:14 -05:00

SystemZ

[ReachingDefAnalysis] Print basic blocks. (#175568)

2026-01-14 06:29:31 -08:00

Thumb

[CodeGen] Consider imm offsets when sorting framerefs (#171012)

2026-01-08 17:48:30 -05:00

Thumb2

[SDAG] (setcc (sub nsw a, b), zero, s??) -> (setcc a, b, s??) (#175459)

2026-01-13 17:00:00 +00:00

VE

[VE] Use softPromoteHalfType (#175141)

2026-01-09 11:10:07 +01:00

WebAssembly

[WebAssembly] LoadLane matching with offsets (#176005)

2026-01-15 08:39:42 +00:00

WinCFGuard

…

WinEH

[IR] Reland Optimize PHINode::removeIncomingValue() and PHINode::removeIncomingValueIf() to use the swapping strategy. (#174274)

2026-01-04 09:24:53 +08:00

X86

[SelectionDAG][InlineAsm] Check VT isSimple before getSimpleVT (#176323)

2026-01-16 19:57:52 +08:00

XCore

[XCore] Use softPromoteHalfType (#175142)

2026-01-09 10:31:01 +00:00

Xtensa

[Xtensa] Regenerate test/CodeGen/Xtensa/mul.ll to fix test

2026-01-08 22:13:20 -08:00